Advanced Vertical Interconnect Technology with High Density Interconnect and Conductive Paste

被引:0
|
作者
Tsunoda, Tsuyoshi [1 ]
Kasai, Ryouhei [1 ]
Yuki, Shozo [1 ]
Ota, Naoki [1 ]
Sawada, Keisuke [1 ]
Yamamoto, Yuichi [1 ]
Fukuoka, Yoshitaka
Sagara, Shuji [1 ]
机构
[1] Dai Nippon Printing Co Ltd, Elect Syst Ctr, Fujimino, Saitama 3568507, Japan
关键词
Interconnectionsin Substrate; Sintered conductive paste-vias; Low transmission signal losses;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced vertical interconnect technology that combines traditional HDI (high density interconnect) structures feature micro-vias and conductive paste-vias was developed to fabricate multilayer printed circuit board, such as ultra-multilayer printed circuit board like probe card or IC testing board, having excellent electrical performance, mechanical reliability and mass productivity at reasonable cost. This advanced multilayer printed circuit board constituted of high elastic modulus thermosetting dielectric composition with interstitial via holes (IVH) and/or Cu micro-vias (HDI), besides sintered conductive paste-vias buried in low elastic modulus thermosetting dielectric composition. The latter composition will properly act as mechanical buffering layer of vertical interconnection between upper and lower multilayer boards. This paper discuss about manufacturing process factor, that is pre-curing temperature, affecting the optimum electrical performance at the interface of HDI Cu lands and conductive paste with interposing low elastic modulus dielectric material in the first place. In the second place, analysis of observations for the micro structure and sintering condition at the interface of conductive paste and HDI Cu land by using SEM and energy dispersive X-ray spectrometry (EDX). In addition, mechanical reliabilities, estimated by using structural analysis method and signal transmission properties by way of this buried conductive paste using frequency and time-domain simulation analyses were discussed.. From these results, this advanced vertical interconnect technology with sintered conductive paste and low elastic dielectric has sufficient mechanical reliability and electrical property for passing high-speed signal up to 15 Gbps.
引用
收藏
页码:50 / 54
页数:5
相关论文
共 50 条
  • [41] High-density hybrid interconnect technologies
    John, J
    Zimmermann, L
    De Moor, P
    De Munck, K
    Borgers, T
    Van Hoof, C
    MICRO-OPTICS: FABRICATION, PACKAGING, AND INTEGRATION, 2004, 5454 : 1 - 8
  • [42] Glass as a Substrate for High Density Electrical Interconnect
    Cui, Xiaoyun
    Bhatt, Deepa
    Khoshnaw, Fuad
    Hutt, David A.
    Conway, Paul P.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 12 - 17
  • [43] High-Speed Interconnect Technology for Servers
    Adachi, Hiroyuki
    Yamada, Jun
    Mizutani, Yasushi
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2011, 47 (02): : 142 - 149
  • [44] Ontology for the anisotropic conductive adhesive interconnect technology for electronics packaging applications
    Liu, Johan
    Wang, Yu
    Morris, James
    Kristiansen, Helge
    PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 156 - 172
  • [45] TRENDS IN INTERCONNECT TECHNOLOGY
    WELTERLEN, JD
    AMERICAN CERAMIC SOCIETY BULLETIN, 1980, 59 (08): : 830 - 830
  • [46] Development of ontology for the anisotropic conductive adhesive interconnect technology in electronics applications
    Liu, J
    Wang, Y
    Morris, J
    Kristiansen, H
    2005 10TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, 2005, : 193 - 208
  • [47] An ontology for isotropic conductive adhesive interconnect technology in electronics packaging applications
    Morris, James E.
    Lee, Jeahuck
    Liu, Johan
    PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 120 - 127
  • [48] Developing interconnect technology
    Anderson, TE
    Nichols, KM
    Shen, V
    IEEE MICRO, 1996, 16 (01) : 10 - 11
  • [49] Embedded Multidie Interconnect Bridge-A Localized, High-Density Multichip Packaging Interconnect
    Mahajan, Ravi
    Qian, Zhiguo
    Viswanath, Ram S.
    Srinivasan, Sriram
    Aygun, Kemal
    Jen, Wei-Lun
    Sharan, Sujit
    Dhall, Ashish
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (10): : 1952 - 1962
  • [50] Multifiber interconnect technology
    Schaeffer, G
    CONNECTOR SPECIFIER, 1999, 15 (01) : 14 - 15