Embedded Multidie Interconnect Bridge-A Localized, High-Density Multichip Packaging Interconnect

被引:55
|
作者
Mahajan, Ravi [1 ]
Qian, Zhiguo [1 ]
Viswanath, Ram S. [1 ]
Srinivasan, Sriram [1 ]
Aygun, Kemal [1 ]
Jen, Wei-Lun [1 ]
Sharan, Sujit [1 ]
Dhall, Ashish [1 ]
机构
[1] Intel Corp, Dept Assembly & Test Technol Dev, Chandler, AZ 85226 USA
关键词
Back end of line (BEOL); CPU; dense multichip packaging (MCP); DRAM; embedded multidie interconnect bridge (EMIB); high bandwidth memory generation 2 (HBM2); MCP; through-silicon via (TSV);
D O I
10.1109/TCPMT.2019.2942708
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article provides an overview of the embedded multidie interconnect bridge (EMIB) multichip packaging (MCP) technology. EMIB is a unique packaging paradigm that provides very high-density interconnects (currently in the range of 500-1000 I/O/mm) localized in between two devices, thus enabling high-bandwidth (BW) on-package links while leaving the rest of the package structures and designs unaffected. The construction of the silicon bridge and the package to allow high BW electrical signaling between two dies is discussed in detail. Examples of the EMIB implementations for the links between the field-programmable gate array (FPGA) logic and high bandwidth memory generation 2 (HBM2) memory stacks, graphics die and HBM2 memory stacks, FPGA logic die, and high-performance transceiver die are described. EMIB packaging is compared with similar high-density interconnect technologies such as silicon interposer with through-silicon vias (TSVs) and other fan-out-based package technologies. Design optimization strategies for power delivery and I/O routing in the presence of an embedded bridge are highlighted.
引用
收藏
页码:1952 / 1962
页数:11
相关论文
共 50 条
  • [1] HIGH-DENSITY MULTICHIP INTERCONNECT FOR ADVANCED PACKAGING
    RECHE, JJH
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 1308 - 1318
  • [2] Embedded Multi-Die Interconnect Bridge (EMIB) - A High Density, High Bandwidth Packaging Interconnect
    Mahajan, Ravi
    Sankman, Robert
    Patel, Neha
    Kim, Dae-Woo
    Aygun, Kemal
    Qian, Zhiguo
    Mekonnen, Yidnekachew
    Salama, Islam
    Sharan, Sujit
    Iyengar, Deepti
    Mallik, Debendra
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 557 - 565
  • [3] HIGH-DENSITY INTERCONNECT FOR ADVANCED PACKAGING
    ADAMS, AC
    BENTSON, RS
    BERTRAM, WJ
    LEVINSTEIN, HJ
    MCKNIGHT, WQ
    RUBIN, JJ
    TERHAAR, BA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C120 - C120
  • [4] NEW POLYIMIDES FOR HIGH-DENSITY INTERCONNECT PACKAGING
    CRAIG, JD
    LAUTENBERGER, WJ
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 925 - 926
  • [5] HIGH-DENSITY INTERCONNECT FOR ADVANCED VLSI PACKAGING
    ADAMS, AC
    BENTSON, RS
    BERTRAM, WJ
    LEVINSTEIN, HJ
    MCKNIGHT, WQ
    RUBIN, JJ
    TERHAAR, BA
    JOURNAL OF METALS, 1987, 39 (07): : A23 - A23
  • [6] Extension of high density interconnect multichip module technology for MEMS packaging
    Butler, JT
    Bright, VM
    Saia, RJ
    Comtois, JH
    MICROMACHINED DEVICES AND COMPONENTS III, 1997, 3224 : 169 - 177
  • [7] Multichip packaging in QFPs by PBO-multilayer high density interconnect
    Ammann, N
    Hedler, H
    1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 29 - 34
  • [8] HIGH-DENSITY INTERCONNECT OVERLAY FOR BARE CHIP PACKAGING
    CARLSON, RO
    EICHELBERGER, CW
    WOJNAROWSKI, RJ
    KOHL, JE
    MICROELECTRONIC PACKAGING TECHNOLOGY: MATERIALS AND PROCESSES, 1989, : 339 - 344
  • [9] Ceramic multichip module and high-density thick film interconnect technology
    Cote, Rene E.
    Horowitz, Samuel J.
    Lawson, James W.
    Electronic Packaging and Production, 1998, 38 (04): : 43 - 44
  • [10] HARDWARE AND INTERCONNECT DEVICES - KEYS TO TODAYS HIGH-DENSITY PACKAGING
    SNIGIER, P
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1976, 21 (22): : 192 - 194