Advanced Vertical Interconnect Technology with High Density Interconnect and Conductive Paste

被引:0
|
作者
Tsunoda, Tsuyoshi [1 ]
Kasai, Ryouhei [1 ]
Yuki, Shozo [1 ]
Ota, Naoki [1 ]
Sawada, Keisuke [1 ]
Yamamoto, Yuichi [1 ]
Fukuoka, Yoshitaka
Sagara, Shuji [1 ]
机构
[1] Dai Nippon Printing Co Ltd, Elect Syst Ctr, Fujimino, Saitama 3568507, Japan
关键词
Interconnectionsin Substrate; Sintered conductive paste-vias; Low transmission signal losses;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced vertical interconnect technology that combines traditional HDI (high density interconnect) structures feature micro-vias and conductive paste-vias was developed to fabricate multilayer printed circuit board, such as ultra-multilayer printed circuit board like probe card or IC testing board, having excellent electrical performance, mechanical reliability and mass productivity at reasonable cost. This advanced multilayer printed circuit board constituted of high elastic modulus thermosetting dielectric composition with interstitial via holes (IVH) and/or Cu micro-vias (HDI), besides sintered conductive paste-vias buried in low elastic modulus thermosetting dielectric composition. The latter composition will properly act as mechanical buffering layer of vertical interconnection between upper and lower multilayer boards. This paper discuss about manufacturing process factor, that is pre-curing temperature, affecting the optimum electrical performance at the interface of HDI Cu lands and conductive paste with interposing low elastic modulus dielectric material in the first place. In the second place, analysis of observations for the micro structure and sintering condition at the interface of conductive paste and HDI Cu land by using SEM and energy dispersive X-ray spectrometry (EDX). In addition, mechanical reliabilities, estimated by using structural analysis method and signal transmission properties by way of this buried conductive paste using frequency and time-domain simulation analyses were discussed.. From these results, this advanced vertical interconnect technology with sintered conductive paste and low elastic dielectric has sufficient mechanical reliability and electrical property for passing high-speed signal up to 15 Gbps.
引用
收藏
页码:50 / 54
页数:5
相关论文
共 50 条
  • [21] Process considerations of high density interconnect
    Dean, D
    CONNECTOR SPECIFIER, 1998, 14 (05): : 34 - 35
  • [22] Interconnect technology
    Kikkawa, T
    ELECTROCHEMISTRY, 2003, 71 (07) : 601 - 602
  • [23] Vertical Interconnect Modeling between GCPWs in LTCC Technology
    Pavan, Ch L. N.
    Raju, K. C. James
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 211 - 213
  • [24] Isotropic conductive adhesive interconnect technology in electronics packaging applications
    Morris, James E.
    Lee, Jeahuck
    Liu, Johan
    POLYTRONIC 2005, PROCEEDINGS, 2005, : 45 - 52
  • [25] Vertical interconnect in multilayer applications using Ormet(R) conductive composites
    Gallagher, C
    Matijasevic, G
    Gandhi, P
    Pommer, D
    Sargeant, S
    Kumar, R
    Neuburger, D
    3RD INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS - PROCESSES, PROPERTIES, AND INTERFACES - PROCEEDINGS, 1997, : 35 - 37
  • [26] A SiCOHBEOL interconnect technology for high density and high performance 65 nm CMOS applications
    Angyal, M
    Gill, J
    Inohara, M
    Ng, MF
    Rhee, SH
    Lane, S
    Hichri, H
    Penny, C
    Melville, I
    Ramachandran, V
    Zhang, BC
    Siew, YK
    Zhang, F
    Park, KC
    Lee, KW
    Kaltalioglu, E
    Kim, SO
    Matusiewicz, G
    Lin, YH
    Urata, K
    Kumar, K
    Linville, J
    Minami, M
    Maynard, H
    Hoinkis, M
    Bolom, T
    Feustel, F
    Lam, KS
    Inoue, K
    Simon, A
    Smith, J
    Baker-O'Neal, B
    Economikos, L
    Ong, P
    Ishikawa, Y
    Naujok, M
    Sakamoto, A
    Ema, T
    Lembach, G
    Kelling, M
    Bailey, T
    Marrokey, S
    Li, WK
    Christiansen, C
    Li, BZ
    Lee, T
    Chen, F
    Chanda, K
    Filippi, R
    McLaughlin, PV
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 39 - 46
  • [27] Shielded high performance interconnect technology dramatically increases real signal density
    Cohen, T
    Patel, G
    WESCON/97 - CONFERENCE PROCEEDINGS, 1997, : 140 - 145
  • [28] 3D stacked high density packages with bumpless interconnect technology
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 73 - 77
  • [29] Ceramic multichip module and high-density thick film interconnect technology
    Cote, Rene E.
    Horowitz, Samuel J.
    Lawson, James W.
    Electronic Packaging and Production, 1998, 38 (04): : 43 - 44
  • [30] Plasma ash processing solutions for advanced interconnect technology
    Fuller, N. C. M.
    Worsley, M. A.
    Tai, L.
    Bent, S.
    Labelle, C.
    Arnold, J.
    Dalton, T.
    THIN SOLID FILMS, 2008, 516 (11) : 3558 - 3563