Failure Mode and Mechanism Analysis for Cu Wire Bond on Cu/Low-k Chip by Wire Pull Test and Finite-Element Analysis

被引：13
|
作者：
Che, Fa Xing [1 ]
Wai, Leong Ching [1 ]
Chai, Tai Chong [1 ]
机构：
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 138634, Singapore
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2018年 / 18卷 / 02期
关键词：
Cu wire bond; failure mechanism; failure mode and criterion; finite element analysis; wire pull test; FILM STACKED STRUCTURES; DAMAGE; STRESS;
D O I：
10.1109/TDMR.2018.2808348
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, failure mode and mechanism analysis on Cu wire bond and bond pad reliability for Cu/low-k chip are investigated through wire pull test and finite-element analysis (FEA). The wire pull test has been carried out for the bonded Cu wires with changing pull position to reveal different failure modes. Failed load is monitored and failure mode is analyzed for different wire pull test conditions. It is observed that the pull position influences failed pull force and failure mode. Failure modes include broken wire neck and wire wedge, ball lift, and pad peel and the failed force decreases with a changing pull location from the ball bond toward the wedge bond. FEA simulation is performed to help further understand failure mechanism and establish failure criteria. Finally, failure mechanism and criteria are presented for different failure modes and materials. In addition, the influence of wire loop height is also studied.
引用
收藏
页码：163 / 172
页数：10
相关论文
共 50 条
  • [41] 17.5um thin Cu wire bonding for fragile low-k wafer technology
    Jude, Teo Chen Kim
    2010 12th Electronics Packaging Technology Conference, EPTC 2010, 2010, : 355 - 358
  • [42] 17.5um Thin Cu Wire Bonding For Fragile Low-K Wafer Technology
    Jude, Teo Chen Kim
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 355 - 358
  • [43] Statistical and physical analysis of leakage and breakdown failure mechanisms of Cu/Low-k interconnects
    Tan, TL
    Lim, HP
    Gan, CL
    Hwang, N
    IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 267 - 270
  • [44] Reliability Test Failure Analysis using Advance FA techniques on Cu Wire Bonded Devices
    Zhang, L.
    Chai, T. C.
    Wai, L. C.
    Lam, T. W.
    Vallett, D. P.
    Tang, J.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [45] Dielectric integrity test for flip-chip devices with Cu/low-k interconnects
    Odegard, C
    Chiu, TC
    Hartfield, C
    Sundararaman, V
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1163 - 1171
  • [46] FE Modeling and Analysis on Thermosonic Flip Chip Bonding Process for Cu/low-k Wafer
    Zhang, Xuezhi
    Gao, Jian
    Chen, Yun
    He, Yunbo
    Chen, Xin
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 404 - 408
  • [47] Finite-element analysis of NiTi wire deflection during orthodontic levelling treatment
    Razali, M. F.
    Mahmud, A. S.
    Mokhtar, N.
    Abdullah, J.
    2ND INTERNATIONAL MANUFACTURING ENGINEERING CONFERENCE AND 3RD ASIA-PACIFIC CONFERENCE ON MANUFACTURING SYSTEMS (IMEC-APCOMS 2015), 2016, 114
  • [48] Finite-Element Analysis of Magnetically Shielded Wire Coils Using Homogenization Method
    Fujita, Shogo
    Igarashi, Hajime
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (03)
  • [49] Dynamic analysis of wirebonding process on Cu/low-K wafers
    Yeh, CL
    Lai, YS
    Wu, JD
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 282 - 286
  • [50] Comprehensive dynamic analysis of wirebonding on Cu/low-K wafers
    Yeh, CL
    Lai, YS
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 264 - 270
12345