Failure Mode and Mechanism Analysis for Cu Wire Bond on Cu/Low-k Chip by Wire Pull Test and Finite-Element Analysis

被引：13

作者：

Che, Fa Xing ^{[1
]}

Wai, Leong Ching ^{[1
]}

Chai, Tai Chong ^{[1
]}

机构：

[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 138634, Singapore

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2018年 / 18卷 / 02期

关键词：

Cu wire bond; failure mechanism; failure mode and criterion; finite element analysis; wire pull test; FILM STACKED STRUCTURES; DAMAGE; STRESS;

D O I：

10.1109/TDMR.2018.2808348

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, failure mode and mechanism analysis on Cu wire bond and bond pad reliability for Cu/low-k chip are investigated through wire pull test and finite-element analysis (FEA). The wire pull test has been carried out for the bonded Cu wires with changing pull position to reveal different failure modes. Failed load is monitored and failure mode is analyzed for different wire pull test conditions. It is observed that the pull position influences failed pull force and failure mode. Failure modes include broken wire neck and wire wedge, ball lift, and pad peel and the failed force decreases with a changing pull location from the ball bond toward the wedge bond. FEA simulation is performed to help further understand failure mechanism and establish failure criteria. Finally, failure mechanism and criteria are presented for different failure modes and materials. In addition, the influence of wire loop height is also studied.

引用

页码：163 / 172

页数：10

共 50 条

[21] COMPUTER ANALYSIS OF WIRE BOND PULL TEST DATA.
Taylor, R.A.S.
Semiconductor International, 1985, 8 (04) : 202 - 206
[22] Modeling and characterization of Cu wire bonding process on silicon chip with 45nm node and Cu/low-k structures
Che, F. X.
Wai, Leong Ching
Zhang, Xiaowu
Chai, T. C.
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 270 - 275
[23] Characteristic of heat affected zone in thin gold wire and dynamic transient analysis of wire bonding for microstructure of Cu/Low-K wafer
Chin, Pei-Chieh
Hu, Chin-Yuan
Hsu, Hsiang-Chen
Fu, Shen-Li
Yeh, Chang-Lin
Lai, Yi-Shao
2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 297 - +
[24] Impact of packaging materials on reliability test for low-K wire bond-stacked flip chip CSP
K. M. Chen
Journal of Materials Science: Materials in Electronics, 2009, 20 : 484 - 489
[25] Impact of packaging materials on reliability test for low-K wire bond-stacked flip chip CSP
Chen, K. M.
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2009, 20 (05) : 484 - 489
[26] Computational Modeling and Optimization for Wire Bonding Process on Cu/Low-K Wafers
Huang, Weidong
2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 268 - 276
[27] Numerical study of gold wire bonding process on Cu/Low-k structures
Viswanath, Akella G. K.
Zhang, Xiaowu
Ganesh, V. P.
Chun, Lu
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 448 - 456
[28] A reliable wire bonding on 130nm Cu/low-k device
Gu, X
Antol, J
Yao, YF
Chua, KH
PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 707 - 711
[29] Stress Analysis and Design Optimization for Low-k Chip With Cu Pillar Interconnection
Che, Fa Xing
Lin, Jong-Kai
Au, Keng Yuen
Hsiao, Hsiang-Yao
Zhang, Xiaowu
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (09): : 1273 - 1283
[30] Dynamic finite element analysis on underlay microstructure of Cu/low-K wafer during bonding process
Hsu, Hsiang-Chen
Chang, Wei-Yaw
Fu, Shen-Li
Yeh, Chang-Lin
Lai, Yi-Shao
2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 383 - +

← 1 2 3 4 5 →