Failure Mode and Mechanism Analysis for Cu Wire Bond on Cu/Low-k Chip by Wire Pull Test and Finite-Element Analysis

被引：13

作者：

Che, Fa Xing ^{[1
]}

Wai, Leong Ching ^{[1
]}

Chai, Tai Chong ^{[1
]}

机构：

[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 138634, Singapore

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2018年 / 18卷 / 02期

关键词：

Cu wire bond; failure mechanism; failure mode and criterion; finite element analysis; wire pull test; FILM STACKED STRUCTURES; DAMAGE; STRESS;

D O I：

10.1109/TDMR.2018.2808348

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, failure mode and mechanism analysis on Cu wire bond and bond pad reliability for Cu/low-k chip are investigated through wire pull test and finite-element analysis (FEA). The wire pull test has been carried out for the bonded Cu wires with changing pull position to reveal different failure modes. Failed load is monitored and failure mode is analyzed for different wire pull test conditions. It is observed that the pull position influences failed pull force and failure mode. Failure modes include broken wire neck and wire wedge, ball lift, and pad peel and the failed force decreases with a changing pull location from the ball bond toward the wedge bond. FEA simulation is performed to help further understand failure mechanism and establish failure criteria. Finally, failure mechanism and criteria are presented for different failure modes and materials. In addition, the influence of wire loop height is also studied.

引用

页码：163 / 172

页数：10

共 50 条

[31] Finite-element analysis as a tool for the investigation of the mechanics of wire drawing
Norwegian Univ of Science and, Technology , Trondheim, Norway
Int J Mater Prod Technol, 3-6 (234-265):
[32] Finite-element analysis as a tool for the investigation of the mechanics of wire drawing
Valberg, H
Wanheim, T
INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 1998, 13 (3-6): : 234 - 265
[33] Influences of Material and Structural Factors on the Stress Conditions in Cu/low-k Chips during Cu Wire Bonding
Bai, Xiaoyi
Chang, Baohua
Du, Dong
2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 441 - 446
[34] Stress analysis of Cu/low-k interconnect structure during whole Cu-CMP process using finite element method
Liao, Chenglong
Guo, Dan
Wen, Shizhu
Lu, Xinchun
Luo, Jianbin
MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 767 - 773
[35] Stress Analysis for Chip-Package Interaction of Cu/Low-k Multilayer Interconnects
Kumagai, Yukihiro
Ohta, Hiroyuki
Fujisawa, Masahiko
Iwamoto, Takeshi
Ohsaki, Akihiko
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (05) : 05FG031 - 05FG034
[36] Characterization of Cu extrusion failure mode in dual-damascene Cu/low-k interconnects under electromigration reliability test
Kim, JW
Song, WS
Kim, SY
Kim, HS
Jeon, HG
Lim, CB
PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 174 - 177
[37] Impact analysis of wirebonding on Cu/low-K structures
Yeh, CL
Lai, YS
Wu, JD
2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 124 - 129
[38] Enabling Fine Pitch Cu & Ag alloy Wire Bond Assessment for 28nm Ultra Low-k Structure
Beleran, John D.
Milanes, Ninoy, II
Mehta, Gaurav
Suthiwongsunthorn, Nathapong
Rajoo, Ranjan
Chong, Chan Kai
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 490 - 497
[39] Plasma process-induced wire-to-wire leakage current for low-k SiOC/Cu damascene structure.
Nakamura, N
Higashi, K
Matsunaga, N
Miyajima, H
Sato, S
Shibata, H
2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 162 - 165
[40] Investigation of the mechanical characteristics of the Cu/low-k BEOL under wire bonding process loading
Yuan, Cadmus C. A.
Chang, H. M.
Chiang, K. N.
JOURNAL OF MECHANICS, 2022, 38 : 539 - 551

← 1 2 3 4 5 →