An on-chip learning neural network

被引：6
|
作者：
Bo, GM [1 ]
Caviglia, DD [1 ]
Valle, M [1 ]
机构：
[1] Univ Genoa, Dept Biophys & Elect Engn, I-16145 Genoa, Italy
来源：
IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV | 2000年
关键词：
D O I：
10.1109/IJCNN.2000.860751
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper we present and discuss the major results of out research activity aimed to the analog VLSI implementation of on-chip learning neural networks. In particular we present the SLANP (Self Learning Neural Processor) chip results. The SLANP architecture implements an on-chip learning Multi Layer Perceptron network. The learning algorithm is based on the Back Propagation but it exhibits increased capabilities due to the local learning rate management. A prototype chip has been designed and fabricated in a CMOS 0.7 mu m minimum channel length technology. The experimental results confirm the functionality of the chip and the soundness of the approach. The SLANP performance compare favorable with those reported in literature.
引用
收藏
页码：66 / 71
页数：6
相关论文
共 50 条
  • [21] Pulse-width-modulation feedforward neural network design with on-chip learning
    Bor, JC
    Wu, CY
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 369 - 372
  • [22] On-chip Learning In A Conventional Silicon MOSFET Based Analog Hardware Neural Network
    Dey, Nilabjo
    Sharda, Janak
    Saxena, Utkarsh
    Kaushik, Divya
    Singh, Utkarsh
    Bhowmik, Debanjan
    2019 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS 2019), 2019,
  • [23] An experimental analog VLSI neural network with on-chip Back-Propagation learning
    Valle, M
    Caviglia, DD
    Bisio, GM
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (03) : 231 - 245
  • [24] A Sparse Coding Neural Network ASIC With On-Chip Learning for Feature Extraction and Encoding
    Knag, Phil
    Kim, Jung Kuk
    Chen, Thomas
    Zhang, Zhengya
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 1070 - 1079
  • [25] Toward a general-purpose analog VLSI neural network with on-chip learning
    Montalvo, AJ
    Gyurcsik, RS
    Paulos, JJ
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1997, 8 (02): : 413 - 423
  • [26] LVQ neural network SoC adaptable to different on-chip learning and recognition applications
    20153101081490
    (1) Hiroshima University, Japan, 1600, IEEE; IEEE Circuits and Systems Society (Institute of Electrical and Electronics Engineers Inc., United States):
  • [27] Circuit design of on-chip BP learning neural network with programmable neuron characteristics
    Lu, C.
    Shi, B.X.
    Chen, L.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (12): : 1164 - 1169
  • [28] Pulse mode multilayer neural network with floating point operation and on-chip learning
    Hikawa, H
    IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL II, 2000, : 71 - 76
  • [29] On-chip learning for domain wall synapse based Fully Connected Neural Network
    Bhowmik, Debanjan
    Saxena, Utkarsh
    Dankar, Apoory
    Verma, Anand
    Kaushik, Divya
    Chatterjee, Shouri
    Singh, Utkarsh
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2019, 489
  • [30] LVQ Neural Network SoC Adaptable to Different On-Chip Learning and Recognition Applications
    An, Fengwei
    Akazawa, Toshinobu
    Yamazaki, Shogo
    Chen, Lei
    Mattausch, Hans Juergen
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 623 - 626
12345