A Wide-Range, High-Voltage, Floating Level Shifter with Charge Refreshing in a Standard 180 nm CMOS Process

被引：2
|
作者：
Palomeque-Mangut, David [1 ]
Rodriguez-Vazquez, Angel [1 ]
Delgado-Restituto, Manuel [1 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS) | 2022年
关键词：
Floating level shifter; high voltage compliance; charge pump; LV CMOS; CHIP;
D O I：
10.1109/LASCAS53948.2022.9789044
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high-voltage (HV) floating level shifter which slides digital signals by varying the low supply rail from ground to VSSH while preserving the input signal swing is proposed. The cell is based on a periodically-refreshed charge pump circuit and it is suitable for non-HV CMOS processes. Input signals can be non-periodic. The circuit has been designed and implemented in a standard 180nm 1.8V/3.3V CMOS node, occupying 0.02mm(2). Post-layout simulations show that VSSH voltage can safely range from 0.5V to 9.5V. The delay response of the circuit is 1.9 ns and it consumes 13.9 mu W.
引用
收藏
页码：109 / 112
页数：4
相关论文
共 50 条
  • [21] A high speed, low voltage to high voltage level shifter in standard 1.2 V 0.13 μm CMOS
    Bert Serneels
    Michiel Steyaert
    Wim Dehaene
    Analog Integrated Circuits and Signal Processing, 2008, 55 : 85 - 91
  • [22] High-voltage IC technology: Implemented in a standard submicron CMOS process
    Park, J. M.
    EKC2008: PROCEEDINGS OF THE EU-KOREA CONFERENCE ON SCIENCE AND TECHNOLOGY, 2008, 124 : 383 - 391
  • [23] Design of High-Voltage Level Shifters Based on Stacked Standard Transistors for a Wide Range of Supply Voltages
    Pashmineh, Sara
    Killat, Dirk
    2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
  • [24] Results of the 2015 testbeam of a 180nm AMS High-Voltage CMOS sensor prototype
    Benoit, M.
    de Mendizabal, J. Bilbao
    Casse, G.
    Chen, H.
    Chen, K.
    Di Bello, F. A.
    Ferrere, D.
    Golling, T.
    Gonzalez-Sevilla, S.
    Iacobucci, G.
    Lanni, F.
    Liu, H.
    Meloni, F.
    Meng, L.
    Miucci, A.
    Muenstermann, D.
    Nessi, M.
    Peric, I.
    Rimoldi, M.
    Ristic, B.
    Pinto, M. Vicente Barrero
    Vossebeld, J.
    Weber, M.
    Wu, W.
    Xu, L.
    JOURNAL OF INSTRUMENTATION, 2016, 11
  • [25] Low-power static and dynamic high-voltage CMOS level-shifter circuits
    Khorasani, Maziyar
    van den Berg, Leendert
    Marshall, Philip
    Zargham, Meysam
    Gaudet, Vincent
    Elliott, Duncan
    Martel, Stephane
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1946 - +
  • [26] A SYSTEM FOR THE MEASUREMENT OF THE LOSS TANGENT AND CAPACITANCE OF HIGH-VOLTAGE INSULATION OVER A WIDE-RANGE OF FREQUENCY AND VOLTAGE
    BURNLEY, KG
    ELLISON, DH
    EXON, JLT
    JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1983, 16 (11): : 1039 - 1045
  • [27] A high speed, low voltage to high voltage level shifter in standard 1.2V 0.13μm CMOS
    Serneels, Bert
    Steyaert, Michiel
    Dehaene, Wim
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 668 - 671
  • [28] On-chip high voltage charge pump in standard low voltage CMOS process
    Hasan, T
    Lehmann, I
    Kwok, CY
    ELECTRONICS LETTERS, 2005, 41 (15) : 840 - 842
  • [29] Cost Effective High-Voltage IC Technology Implemented in a Standard CMOS Process
    Park, Jong Mun
    Minixhofer, Rainer
    Schrems, Martin
    EKC 2010: PROCEEDINGS OF THE EU-KOREA CONFERENCE ON SCIENCE AND TECHNOLOGY, 2011, 138 : 97 - 105
  • [30] Design of High-Voltage-Tolerant Level Shifter in Low Voltage CMOS Process for Neuro Stimulator
    Luo, Zhicong
    Ker, Ming-Dou
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
12345