Low Power Implementation of FM0/Manchester Encoding Using SOLS Technique

被引:0
|
作者
Nikhade, Rahul N. [1 ]
Charles, Priya [1 ]
机构
[1] DY Patil Coll Engn, Pune 411044, Maharashtra, India
关键词
DSRC; SOLS; VLSI; FM0; code; Manchester code; hardware utilization rate (HUR);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
DSRC (Dedicated Short Range communication) is an emerging technique that permits very high data transmission critical in communications- based active safety applications. DSRC standards usually adopt either FM0 code or Manchester code as a coding technique to enhance signal reliability, to reach dc balance. The code word structure of FM0 and Manchester are different, thus limiting the hardware potential of existing DSRC systems. Similarity oriented logic simplification (SOLS) techniques merges hardware architectures of both FM0 and Manchester and integrated architecture gives better hardware utilization rate (HUR). The performance of this paper is validated on Xilinx ISE design suite 14.7.
引用
收藏
页码:333 / 338
页数:6
相关论文
共 50 条
  • [21] FPGA Implementation of Low Power Image Compression Technique
    Dhanagopal, R.
    Rajeswari, C.
    Sureshkumar, R.
    Menaka, R.
    2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 1426 - 1429
  • [22] A Low Power Novel Encoding Technique for RC Modelled VLSI Interconnects
    Verma, Shashi Kant
    Kaushik, Brajesh Kumar
    Soni, Sanjay Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 471 - 478
  • [23] Research and Implementation of A Reconfigurable Low Power E0 Algorithm
    Li Wei
    Dai Zibin
    Nan Longmei
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS, 2008, : 821 - 824
  • [24] Implementation of low power adder design and analysis based on power reduction technique
    Jeong, Taikyeong T.
    MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1880 - 1886
  • [25] Low Power implementation of Multi-Bit Hybrid Adder using Modified GDI Technique
    Sarkar, Shubham
    Sarkar, Sujan
    Pati, Tarunesh
    Mondal, Indranil
    Iqbal, Asif
    Sengupta, Joy
    Mistry, Alojyoti
    2018 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2018, : 23 - 29
  • [26] A Low Power Fault Secure timer implementation based on the Gray encoding scheme
    Papadomanolakis, KS
    Kakarountas, AP
    Sklavos, N
    Goutis, CE
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 537 - 540
  • [27] Ambient Backscatterers Using FM Broadcasting for Low Cost and Low Power Wireless Applications
    Daskalakis, Spyridon Nektarios
    Kimionis, John
    Collado, Ana
    Goussetis, George
    Tentzeris, Manos M.
    Georgiadis, Apostolos
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (12) : 5251 - 5262
  • [28] Low power implementation of datapath using regularity
    赖莉雅
    刘鹏
    JournalofZhejiangUniversityScienceA(ScienceinEngineering), 2005, (06) : 596 - 600
  • [29] Low power implementation of datapath using regularity
    Lai L.-Y.
    Liu P.
    Journal of Zhejiang University-SCIENCE A, 2005, 6 (6): : 596 - 600
  • [30] Optical implementation of ordered greyscale erosion using area-encoding technique
    Jing, HM
    Liu, LR
    Zhou, CH
    JOURNAL OF OPTICS A-PURE AND APPLIED OPTICS, 1999, 1 (04): : 462 - 465