Low Power Implementation of FM0/Manchester Encoding Using SOLS Technique

被引:0
|
作者
Nikhade, Rahul N. [1 ]
Charles, Priya [1 ]
机构
[1] DY Patil Coll Engn, Pune 411044, Maharashtra, India
关键词
DSRC; SOLS; VLSI; FM0; code; Manchester code; hardware utilization rate (HUR);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
DSRC (Dedicated Short Range communication) is an emerging technique that permits very high data transmission critical in communications- based active safety applications. DSRC standards usually adopt either FM0 code or Manchester code as a coding technique to enhance signal reliability, to reach dc balance. The code word structure of FM0 and Manchester are different, thus limiting the hardware potential of existing DSRC systems. Similarity oriented logic simplification (SOLS) techniques merges hardware architectures of both FM0 and Manchester and integrated architecture gives better hardware utilization rate (HUR). The performance of this paper is validated on Xilinx ISE design suite 14.7.
引用
收藏
页码:333 / 338
页数:6
相关论文
共 50 条
  • [1] Implementation of FM0/Manchester Encoding Using SOLS Technique for DSRC Application
    Nikhade, Rahul N.
    Charles, Priya
    2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2016,
  • [2] Fm0 and Manchester Encoding Using Sols Technique with Clock Gating & Power Gating Methods
    Rao, Kandula Rama
    Rao, Sathuluri Mallikharjuna
    Thalluri, Lakshmi Narayana
    Naidu, Bayyana Harika
    Deepika, Gunupudi
    Priya, Pajjuru Chaitanaya
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 2056 - 2060
  • [3] Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications
    Lee, Yu-Hsuan
    Pan, Cheng-Wei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (01) : 18 - 29
  • [4] Low power VLSI architecture for combined FM0/Manchester Encoder for reusability and FM0/Manchester Codecs
    Sowjith, N.
    Sandeep, K. Sai
    Sumanth, M.
    Agrawal, Sonali
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 51 - 55
  • [5] A Novel Sols Technique For Reducing Area And Achieving Better Hur Of Fm0/Manchester Encoding In Dsrc Application
    Sowmiya, G.
    Sivasubramanian, K.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 606 - 609
  • [6] VLSI Design of FM0/Manchester Encoder with Reuse-Oriented Boolean Simplification Technique for DSRC Applications
    Lee, Yu-Hsuan
    Pan, Cheng-Wei
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 78 (02): : 199 - 208
  • [7] VLSI Design of FM0/Manchester Encoder with Reuse-Oriented Boolean Simplification Technique for DSRC Applications
    Yu-Hsuan Lee
    Cheng-Wei Pan
    Journal of Signal Processing Systems, 2015, 78 : 199 - 208
  • [8] RTL Design of FM0 and Miller Encoding Architecture for RFID UHF Tag Transmitter
    Pribadi, Aris Agung
    Hendrayana, Yusuf
    Rosyidah, Ula Grace
    Adiono, Trio
    2017 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD), 2017, : 144 - 148
  • [9] A 45nm FM0/Manchester Code Generator with PT Logic Running At 4GHz for DSRC Applications
    Prathipati, Sudhakar
    Samana, Vinay Kumar
    Kidav, Jayaraj U.
    2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, : 558 - 562
  • [10] VLSI Architecture Design of FM0/Manchester Codec With 100% Hardware Utilization Rate for DSRC-Based Sensor Nodes in ITS Applications
    Lee, Yu-Hsuan
    Pan, Cheng-Wei
    Tsai, Fang-Hsu
    IEEE SENSORS JOURNAL, 2015, 15 (12) : 6875 - 6889