A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures

被引：4

作者：

Steinert, Fritjof ^{[1
]}

Kreowsky, Philipp ^{[1
]}

Wisotzky, Eric L. ^{[1
]}

Unger, Christian ^{[2
]}

Stabernack, Benno ^{[1
,3
]}

机构：

[1] Fraunhofer Inst Telecommun, Heinrich Hertz Inst, Berlin, Germany

[2] CPU 24 7 GmbH Potsdam, Potsdam, Germany

[3] Univ Potsdam, Embedded Syst Architectures Signal Proc, Potsdam, Germany

来源：

2020 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2020) | 2020年

关键词：

Heterogeneous Computing; Accelerator; FPGA; Cloud Computing; Resource Management;

D O I：

10.1109/SmartCloud49737.2020.00014

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The need for high computing power has increased enormously in recent years, particularly in the field of image signal processing and machine learning applications, very powerful computing systems are required. It has been shown that homogeneous architectures in data centers work very inefficiently regarding these special applications, showing high latency of the response times and providing a very poor power efficiency. In order to integrate FPGA (Field Programming Gate Array)- as well as GPU-based accelerators into cloud computing infrastructures as compute nodes we present a generic hardware/software framework for using heterogeneous computing systems. A real industrial image processing application shows the acceleration achieved.

引用

页码：23 / 28

页数：6

共 50 条

[31] FPGA-based Systems for Evolvable Hardware
Lambert, Cyrille
Kalganova, Tatiana
Stomeo, Emanuele
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +
[32] Compilation for FPGA-based reconfigurable hardware
Cardoso, JMP
Neto, HC
IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75
[33] Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators
Ullah, Salim
Nguyen, Tuan Duy Anh
Kumar, Akash
IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (02) : 41 - 44
[34] FPGA-based Accelerators for Parallel Data Sort
Sklyarov, Valery
Skliarova, IOuliia
Sudnitson, Alexander
APPLIED COMPUTER SYSTEMS, 2014, 16 (01) : 53 - 63
[35] FPGA-based Hardware Software Co -design to Accelerate Brain Tumour Segmentation
Rayapati, Vinay
Gogireddy, Ravi Kiran Reddy
Gandi, Ajay Kumar
Gajawada, Saketh
Sanampudi, Gopala Krishna Reddy
Rao, Nanditha
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[36] Design and evaluation of a hardware/software FPGA-based system for fast image processing
Kalomiros, J. A.
Lygouras, J.
MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 95 - 106
[37] Fast FPGA-based delay estimation for a novel hardware/software partitioning scheme
Abdelhalim, M. B.
Habib, S. E. -D.
IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 175 - 181
[38] High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks
Molina, Romina Soledad
Gil-Costa, Veronica
Crespo, Maria Liz
Ramponi, Giovanni
IEEE ACCESS, 2022, 10 : 90429 - 90455
[39] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
MA Kefan
XIAO Liquan
ZHANG Jianmin
LI Tiejun
ChineseJournalofElectronics, 2019, 28 (05) : 953 - 961
[40] Area-Optimized Low-Latency Approximate Multipliers for FPGA-based Hardware Accelerators
Ullah, Salim
Rehman, Semeen
Prabakaran, Bharath Srinivas
Kriebel, Florian
Hanif, Muhammad Abdullah
Shafique, Muhammad
Kumar, Akash
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,

← 1 2 3 4 5 →