Controllability/observability measures for multiple-valued test generation based on D-algorithm

被引:5
|
作者
Kamiura, N [1 ]
Hata, Y [1 ]
Matsui, N [1 ]
机构
[1] Himeji Inst Technol, Dept Comp Engn, Himeji, Hyogo 6712201, Japan
关键词
D O I
10.1109/ISMVL.2000.848627
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose controllability and observability measures to guide the D-algorithm for multiple-valued logic circuits. The former is determined in one forward transversal of the circuit, and used in determining the line where the consistency operation should proceed The latter is determined in one backward traversal, and used in executing the D-drive at the fanout point. Our measures are computed by simple recursive formulas, and the time required for computing them is relatively short. The experimental results show that our measures are helpful in reducing the number of times for backtracking.
引用
收藏
页码:245 / 250
页数:4
相关论文
共 50 条
  • [1] Test pattern generation for combinatorial multi-valued networks based on generalized D-algorithm
    Shmerko, VP
    Yanushkevich, S
    Levashenko, V
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 139 - 144
  • [2] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [3] Disjoint cubes generation algorithm for multiple-valued functions
    Falkowsld, Bogdan J.
    Lozano, Cicilia C.
    Rahardja, Susanto
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1627 - +
  • [4] A test algorithm for multiple-valued logic combinational circuits
    Levashenko, V
    Moraga, K
    Kholovinski, G
    Yanushkevich, S
    Shmerko, V
    AUTOMATION AND REMOTE CONTROL, 2000, 61 (05) : 844 - 857
  • [5] INNER ALGORITHM TEST FOR CONTROLLABILITY AND OBSERVABILITY
    JURY, EI
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1973, AC18 (06) : 682 - 683
  • [6] A New Method for Software Test Data Generation Inspired by D-algorithm
    Zhang, Jianwei
    Gupta, Sandeep K.
    Halfond, William G. J.
    2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [7] Generation of disjoint cubes for multiple-valued functions
    Falkowski, BJ
    Lozano, CC
    Rahardja, S
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 133 - 136
  • [8] PODEM based on static testability measures and dynamic testability measures for multiple-valued logic circuits
    Kamiura, N
    Isokawa, T
    Matsui, N
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 149 - 155
  • [9] An application of multiple-valued logic to test case generation for software system functional testing
    Hu, M
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 35 - 40
  • [10] A Frontier algorithm for optimization of multiple-valued logic functions
    Abd-El-Barr, M
    Abd-El-Barr, MM
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 245 - 249