A Low-Power 10-Bit 40-MS/s Pipeline ADC Using Extended Capacitor Sharing

被引：0

作者：

Esmaeelzadeh, Hani ^{[1
]}

Sharifkhani, Mohammad ^{[1
]}

Shabany, Mahdi ^{[1
]}

机构：

[1] Sharif Univ Technol, Sch Elect Engn, Tehran, Iran

来源：

2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a new capacitor sharing technique for pipeline ADCs. It enables power reduction of the first and second MDACs simultaneously. The presented noise and power analysis shows that the proposed method is about 3 0 % more efficient than the conventional one in terms of the first and second MDACs power dissipation. A 10-bit 40MS/s pipeline ADC employing the proposed technique was designed in 90-nm CMOS technology achieving a power consumption of 4.2 mW.

引用

页码：1147 / 1150

页数：4

共 50 条

[1] A 10-Bit 200 MS/s Capacitor-Sharing Pipeline ADC
Tseng, Chien-Jian
Hsieh, Yi-Chun
Yang, Ching-Hua
Chen, Hsin-Shu
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2902 - 2910
[2] Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing
Diaz-Madrid, J. A.
Neubauer, H.
Hauer, H.
Domenech-Asensi, G.
Ruiz-Merino, R.
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 369 - +
[3] A 10-bit Low-Power SAR ADC With a Tunable Series Attenuation Capacitor
Filipovic, Lado
MacEachern, Leonard
2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 399 - 402
[4] A 10-bit 60-MS/s Low-Power Pipelined ADC With Split-Capacitor CDS Technique
Lin, Jin-Fu
Chang, Soon-Jyh
Liu, Chun-Cheng
Huang, Chih-Hao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (03) : 163 - 167
[5] A low power 12-b 40-MS/s pipeline ADC
Yin Xiumei
Wei Qi
Xu Lai
Yang Huazhong
JOURNAL OF SEMICONDUCTORS, 2010, 31 (03)
[6] A low-power 10-bit 250 MS/s dual-channel pipeline ADC in 0.18 μm CMOS
Fan, Q.
Chen, J.
Wen, X.
Feng, Y.
Tang, Y.
Zuo, Z.
Gong, D.
Liu, T.
Ye, J.
JOURNAL OF INSTRUMENTATION, 2017, 12
[7] A low power 12-b 40-MS/s pipeline ADC
殷秀梅
魏琦
许莱
杨华中
半导体学报, 2010, 31 (03) : 95 - 100
[8] A 10-Bit 40-MS/s Pipelined ADC With a Wide Range Operating Temperature for WAVE Applications
Oh, Ghil-Geun
Lee, Chang-Kyo
Ryu, Seung-Tak
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (01) : 6 - 10
[9] A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC
Meganathan, D.
Sukumaran, Amrith
Babu, M. M. Dinesh
Moorthi, S.
Deepalakshmi, R.
MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1417 - 1435
[10] A 2.5-V 10-BIT 40-MS/S double sampling pipeline A/D converter
Tamtrakarn, A
Wongkomet, N
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 419 - 424

← 1 2 3 4 5 →