A Low-Power 10-Bit 40-MS/s Pipeline ADC Using Extended Capacitor Sharing

被引：0

作者：

Esmaeelzadeh, Hani ^{[1
]}

Sharifkhani, Mohammad ^{[1
]}

Shabany, Mahdi ^{[1
]}

机构：

[1] Sharif Univ Technol, Sch Elect Engn, Tehran, Iran

来源：

2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a new capacitor sharing technique for pipeline ADCs. It enables power reduction of the first and second MDACs simultaneously. The presented noise and power analysis shows that the proposed method is about 3 0 % more efficient than the conventional one in terms of the first and second MDACs power dissipation. A 10-bit 40MS/s pipeline ADC employing the proposed technique was designed in 90-nm CMOS technology achieving a power consumption of 4.2 mW.

引用

页码：1147 / 1150

页数：4

共 50 条

[21] A 10-bit, 40 MSamples/s low power pipeline ADC for system-on-a-chip digital TV application
Francke, Johannes
Yang, Huazhong
Luo, Rong
2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, : 421 - +
[22] A Novel Architecture for 10-bit 40MSPS Low Power Pipelined ADC Using a Simultaneous Capacitor and Op-amp Sharing Technique
D.S.Shylu Sam
D. Jackuline Moni
P. Sam Paul
D. Nirmal
Silicon, 2022, 14 : 4839 - 4847
[23] A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique
Furuta, Masanori
Nozawa, Mai
Itakura, Tetsuro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (06) : 1360 - 1370
[24] A 10-bit 20-Msample/s ADC for low-voltage, low-power applications
Sou, G
Lu, GN
Klisnick, G
Redon, M
ADVANCED FOCAL PLANE ARRAYS AND ELECTRONIC CAMERAS II, 1998, 3410 : 88 - 96
[25] A 10-bit 20-Msample/s ADC for low-power and low-voltage applications
Sou, G
Lu, GN
Klisnick, G
Redon, M
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 51 - 55
[26] IC design of 2Ms/s 10-bit SAR ADC with low power
Jun, Cai
Feng, Ran
Mei-Hua, Xu
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 418 - +
[27] A 10-bit 300 MS/s pipeline ADC with time-domain MDAC
Chen, Hsin-Shu
Tseng, Chien-Jian
Chuang, Yu-Wei
Chang, Chun-Wei
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 108 (02) : 241 - 252
[28] A 10-bit 300 MS/s pipeline ADC with time-domain MDAC
Hsin-Shu Chen
Chien-Jian Tseng
Yu-Wei Chuang
Chun-Wei Chang
Analog Integrated Circuits and Signal Processing, 2021, 108 : 241 - 252
[29] A low-power 10-bit 0.01-to-12-MS/s asynchronous SAR ADC in 65-nm CMOS
Arthur Lombardi Campos
João Navarro
Maximiliam Luppe
Eduardo Rodrigues de Lima
Analog Integrated Circuits and Signal Processing, 2021, 106 : 321 - 337
[30] A low-power 10-bit 0.01-to-12-MS/s asynchronous SAR ADC in 65-nm CMOS
Campos, Arthur Lombardi
Navarro, Joao
Luppe, Maximiliam
de Lima, Eduardo Rodrigues
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 106 (01) : 321 - 337

← 1 2 3 4 5 →