共 50 条
- [1] VLSI architectures for lattice structure based orthonormal discrete wavelet transforms [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 129 - 132
- [3] Efficient VLSI suited architectures for discrete wavelet transforms [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 388 - 397
- [4] Systolic VLSI architectures for 1-D discrete wavelet transforms [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1220 - 1224
- [5] Rapid design of discrete orthonormal wavelet transforms [J]. NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 142 - 147
- [6] Efficient VLSI architecture for 2-D inverse discrete wavelet transforms [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 524 - 527
- [7] Unified fully-pipelined VLSI implementations of two-dimensional discrete trigonometric transforms [J]. APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 623 - 626
- [8] A flexible design of filterbank architectures for discrete wavelet transforms [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL III, PTS 1-3, PROCEEDINGS, 2007, : 1441 - +
- [9] Design and FPGA implementation of orthonormal discrete wavelet transforms [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 312 - 315
- [10] Design of a reconfigurable architecture for discrete and continuous wavelet transforms [J]. 2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1334 - +