A study on lower saturation voltage of dual-gate thin-film a-IGZO MOS transistors

被引：1

作者：

Agarwal, Tarun Kumar ^{[1
]}

Siskos, Aris ^{[1
]}

De Roose, Florian ^{[1
]}

Dehaene, Wim ^{[1
,2
]}

Myny, Kris ^{[1
]}

Papadopoulos, Nikolas ^{[1
]}

机构：

[1] IMEC, TFDS, Leuven, Belgium

[2] KULeuven, ESAT, Leuven, Belgium

来源：

PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON FLEXIBLE AND PRINTABLE SENSORS AND SYSTEMS (FLEPS) | 2021年

基金：

欧洲研究理事会;

关键词：

amorphous indium-gallium-zinc oxide (a-IGZO); thin-film transistor (TFT); frontgate (FG); backgate (BG); metal-oxide-semiconductor (MOS);

D O I：

10.1109/FLEPS51544.2021.9469847

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This work focuses on an amorphous Indium-Gallium-Zinc Oxide (a-IGZO) thin-film transistor (TFT) model with lower saturation voltage for dual-gate (DG) TFTs compared to single-gate (SG) TFTs. The addition of a backgate in dual-gate TFTs saturates the drain current at one half of the V-DS required for SG devices when front and backgate oxides are matched. This behaviour can be expected for various configurations of DG TFTs. TFTs with gate and backgate shorted, with gate or backgate connected to source, and in diode load are discussed. The derived drain current equation for DG devices explains the lower saturation voltage and allows V-DS,V-Sat extraction. The model has been verified by characterizing different configurations, and comparing them to the device model simulations.

引用

页数：4

共 50 条

[31] Back-Channel Electrolyte-Gated a-IGZO Dual-Gate Thin-Film Transistor for Enhancement of pH Sensitivity Over Nernst Limit
Kumar, Narendra
Kumar, Jitendra
Panda, Siddhartha
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (04) : 500 - 503
[32] Dual-gate low-voltage transparent electric-double-layer thin-film transistors with a top gate for threshold voltage modulation
Dou, Wei
Tan, Yuanyuan
RSC ADVANCES, 2020, 10 (14) : 8093 - 8096
[33] Transparent dual-gate InGaZnO thin film transistors: OR gate operation
Lim, Wantae
Douglas, E. A.
Lee, Jaewon
Jang, Junghun
Craciun, V.
Norton, D. P.
Pearton, S. J.
Ren, F.
Son, S. Y.
Yuh, J. H.
Shen, H.
Chang, W.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (05): : 2128 - 2131
[34] An Artificial Neural Network Implemented Using Parallel Dual-Gate Thin-Film Transistors
Hu, Yushen
Lei, Tengteng
Wang, Yuqi
Wang, Fei
Wong, Man
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (10) : 5574 - 5579
[35] Neuromorphic Implementation of Logic Functions Based on Parallel Dual-Gate Thin-Film Transistors
Hu, Yushen
Wang, Yuqi
Lei, Tengteng
Wang, Fei
Wong, Man
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (05) : 741 - 744
[36] Effects of Mechanical Stress on Flexible Dual-Gate a-InGaZnO Thin-Film Transistors
Yang, Jianwen
Chang, Ting-Chang
Chen, Bo-Wei
Liao, Po-Yung
Chiang, Hsiao-Cheng
Zhang, Qun
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2018, 215 (01):
[37] High-Performance Drain-Offset a-IGZO Thin-Film Transistors
Mativenga, Mallory
Choi, Min Hyuk
Kang, Dong Han
Jang, Jin
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (05) : 644 - 646
[38] Dual-gate polycrystalline silicon thin-film transistors with intermediate lightly doped region
Chung, Hoon-Ju
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (8A): : 6182 - 6185
[39] Role of in-situ hydrogen plasma treatment on gate bias stability and performance of a-IGZO thin-film transistors
Prasad, Om Kumar
Mohanty, Srikant Kumar
Wu, Chien Hung
Yu, Tsung Ying
Chang, Kow Ming
NANOTECHNOLOGY, 2021, 32 (39)
[40] A Voltage Controlled Oscillator Using IGZO Thin-Film Transistors
Keragodu, Tejaswini
Tiwari, Bhawna
Nishtha
Bahubalindruni, Pydi
Goes, Joao
Barquinha, Pedro
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 2 3 4 5 →