Recent advances in wire bonding, flip chip and lead-free solder for advanced microelectronics packaging

被引：27
|
作者：
Zhong, Z. W. [1 ]
Tee, T. Y.
Luan, J-E.
机构：
[1] Nanyang Technol Univ, Sch MAE, Singapore, Singapore
[2] Amkor Technol Singapore, Singapore, Singapore
[3] STMicroelect, Singapore, Singapore
来源：
MICROELECTRONICS INTERNATIONAL | 2007年 / 24卷 / 03期
关键词：
wires; joining process; soldering;
D O I：
10.1108/13565360710779154
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Purpose - This paper seeks to review recent advances in wire bonding, flip chip and lead-free solder for advanced microelectronics packaging. Design/methodology/approach - Of the 91 journal papers, 59 were published in 2005-2007 and topics related to wire bonding, flip chip and lead-free solder for. advanced microelectronics packaging are reviewed. Findings - Research on advanced wire bonding is continuously performed for advanced and complex applications such as stacked-dies wire bonding, wire bonding of low-k ultra-fine-pitch devices, and copper wire bonding. Owing to its many advantages, flip chip using adhesive has gained more popularity. Research on the reliability of lead-free solder joints is being conducted world-wide. The new challenges, solutions and new developments are discussed in this paper. Research limitations/implications - Because of page limitation of this review paper and the large number of the journal papers available, only a brief review is conducted. Further reading is needed for more details. Originality/value - This review paper attempts to provide introduction to recent developments and the trends in terms of the topics for advanced microelectronics packaging. With the references provided, readers may explore more deeply, focusing on a particular issue.
引用
收藏
页码：18 / 26
页数：9
相关论文
共 50 条
  • [41] Novel flip-chip bonding technology for W-band interconnections using alternate lead-free solder bumps
    Onodera, K
    Ishii, T
    Aoyama, S
    Sugitani, S
    Tokumitsu, M
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2002, 12 (10) : 372 - 374
  • [42] Reliability Assessment of Lead-Free Universal Solder for Direct Bonding in Power Electronics Packaging
    Ibitayo, Dimeji
    Everhart, Lauren
    Morgenstern, Mark
    Geil, Bruce R.
    Mitchell, James W.
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1364 - +
  • [43] Packaging test chip for flip-chip and wire bonding process characterization
    Schwizer, J
    Song, WH
    Mayer, M
    Brand, O
    Baltes, H
    [J]. BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 440 - 443
  • [44] Cost analysis: Solder bumped flip chip verses wire bonding
    Lau, J
    Chen, R
    [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 464 - 472
  • [45] Evaluation of Bonding Strength of Thin Copper Wire and Lead-Free Solder by Pullout Tests
    Tada, Naoya
    Tanaka, Takuhiro
    Tabata, Hirotsugu
    Uemori, Takeshi
    Nakata, Toshiya
    [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 164 - 167
  • [46] Flip chip interconnect systems using copper wire stud bump and lead free solder
    Zama, S
    Baldwin, DF
    Hikami, T
    Murata, H
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (04): : 261 - 268
  • [47] Evaluation of lead-free SnAg solder ball deposition and reflow processes for flip chip applications
    Helneder, J
    Hoyler, C
    Schneegans, M
    Torwesten, H
    [J]. MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) : 581 - 586
  • [48] Design, fabrication and comparison of lead-free/eutectic solder joint reliability of flip chip package
    Peng, CT
    Chiang, KN
    Ku, T
    Chang, K
    [J]. THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 149 - 156
  • [49] Electromigration-induced β-Sn grain rotation in lead-free flip chip solder bumps
    Huang, M. L.
    Kuang, J. M.
    Sun, H. Y.
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2036 - 2041
  • [50] Low-stress interconnection for flip chip BGA employing lead-free solder bump
    Uchida, Masayuki
    Ito, Hisashi
    Yabui, Ken
    Nishiuchi, Hideo
    Togasaki, Takashi
    Higuchi, Kazubito
    Ezawa, Hirokazu
    [J]. 57th Electronic Components & Technology Conference, 2007 Proceedings, 2007, : 885 - 891
12345