A new fabrication process of field emitter arrays with submicron gate apertures using local oxidation of silicon

被引:0
|
作者
Lee, CG [1 ]
Park, BG [1 ]
Lee, JD [1 ]
机构
[1] SEOUL NATL UNIV,INTERUNIV SEMICOND RES CTR,SEOUL 151742,SOUTH KOREA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The field emitter arrays with submicron gate apertures for low voltage operation have been successfully fabricated by modifying the conventional Spindt process, The key element of the new process is forming the gate insulator by local oxidation of silicon, resulting in the reduction of the gate hole size due to the lateral encroachment of oxide, The gate hole diameter of 0.55 mu m has been obtained from the original mask pattern size of 1.55 mu m. An anode current of 0.1 mu A per emitter is measured at the gate voltage of about 53 V, while the gate current is less than 0.3% of the anode current, To obtain the same current level from a Spindt-type emitter with the same gate hole diameter as the mask pattern size, a gate bias of about 82 V is needed.
引用
收藏
页码:115 / 117
页数:3
相关论文
共 50 条
  • [31] Low leakage current fabrication of optically gated silicon field emitter arrays
    Liu, KX
    Heritage, JP
    IVMC 2000: PROCEEDINGS OF THE 14TH INTERNATIONAL VACUUM MICROELECTRONICES CONFERENCE, 2001, : 125 - 126
  • [32] Fabrication and characterization of individually ballasted carbon nanotube field emitter arrays using doped silicon resistor
    Li, Yunhan
    Sun, Yonghai
    Yeow, John T. W.
    2017 IEEE 17TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2017, : 495 - 498
  • [33] Fabrication process simulation of a silicon field electron emitter MOSFET structure
    Oleszek, G
    Rodriquez, M
    PROCEEDINGS OF THE SYMPOSIA ON ELECTROCHEMICAL PROCESSING IN ULSI FABRICATION I AND INTERCONNECT AND CONTACT METALLIZATION: MATERIALS, PROCESSES, AND RELIABILITY, 1999, 98 (06): : 92 - 100
  • [34] Fabrication of field emitter arrays using the mold method for FED application
    Cho, KJ
    Ryu, JT
    Lee, SY
    SOLID-STATE ELECTRONICS, 2003, 47 (04) : 633 - 637
  • [35] Fabrication of metallic double-gate field emitter arrays and their electron beam collimation characteristics
    Helfenstein, P.
    Jefimovs, K.
    Kirk, E.
    Escher, C.
    Fink, H. -W.
    Tsujino, S.
    JOURNAL OF APPLIED PHYSICS, 2012, 112 (09)
  • [36] Fabrication of metallic double-gate field emitter arrays and their electron beam collimation characteristics
    Helfenstein, P. (patrick.helfenstein@psi.ch), 1600, American Institute of Physics Inc. (112):
  • [37] FABRICATION OF COLUMN-BASED SILICON FIELD EMITTER ARRAYS FOR ENHANCED PERFORMANCE AND YIELD
    TEMPLE, D
    BALL, CA
    PALMER, WD
    YADON, LN
    VELLENGA, D
    MANCUSI, J
    MCGUIRE, GE
    GRAY, HF
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (01): : 150 - 157
  • [38] Fabrication of 0.1 μm gate aperture Mo-tip field-emitter arrays using interferometric lithography
    Choi, JO
    Jeong, HS
    Pflug, DG
    Akinwande, AI
    Smith, HI
    APPLIED PHYSICS LETTERS, 1999, 74 (20) : 3050 - 3052
  • [39] Fabrication and characterization of p-type silicon field-emitter arrays for lithography
    Teepen, TF
    van Veen, AHV
    van't Spijker, H
    Steenbrink, SWHK
    van Zuuk, A
    Heerkens, CTH
    Wieland, MJ
    van Druten, NJ
    Kruit, P
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (02): : 359 - 369
  • [40] Fabrication of silicon field emitter arrays with o.1-mu m-diameter gate by focused ion beam lithography
    Yamaoka, Y
    Goto, T
    Nakao, M
    Kanemaru, S
    Itoh, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (12B): : 6932 - 6934