A new fabrication process of field emitter arrays with submicron gate apertures using local oxidation of silicon

被引:0
|
作者
Lee, CG [1 ]
Park, BG [1 ]
Lee, JD [1 ]
机构
[1] SEOUL NATL UNIV,INTERUNIV SEMICOND RES CTR,SEOUL 151742,SOUTH KOREA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The field emitter arrays with submicron gate apertures for low voltage operation have been successfully fabricated by modifying the conventional Spindt process, The key element of the new process is forming the gate insulator by local oxidation of silicon, resulting in the reduction of the gate hole size due to the lateral encroachment of oxide, The gate hole diameter of 0.55 mu m has been obtained from the original mask pattern size of 1.55 mu m. An anode current of 0.1 mu A per emitter is measured at the gate voltage of about 53 V, while the gate current is less than 0.3% of the anode current, To obtain the same current level from a Spindt-type emitter with the same gate hole diameter as the mask pattern size, a gate bias of about 82 V is needed.
引用
收藏
页码:115 / 117
页数:3
相关论文
共 50 条
  • [41] Study on local stability of field emitter arrays by using an emission microscope
    Nakane, H
    Muto, Y
    Yamane, K
    Adachi, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 1003 - 1005
  • [42] Precise localized thinning and vertical taper fabrication for silicon photonics using a modified local oxidation of silicon (LOCOS) fabrication process
    Beaudin, Guillaume
    Belarouci, Ali
    Aimez, Vincent
    OPTICS EXPRESS, 2015, 23 (04): : 4377 - 4384
  • [43] Fabrication of Double-Gate Zinc Oxide Nanowire Field Emitter Arrays for Achieving High Current
    Ou, Zhuoran
    Wang, Chengyun
    Zhang, Guofu
    Li, Xinran
    Ou, Hai
    She, Juncong
    Deng, Shaozhi
    Chen, Jun
    2024 37TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE, IVNC 2024, 2024,
  • [44] Fabrication of field emitter arrays using Si delamination by hydrogen ion implantation
    Asano, T
    Sasaguri, D
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (12B): : 7138 - 7142
  • [45] Characteristics on the gate insulator of metal tip field emitter arrays after wet etching process
    Jung, YH
    Ju, BK
    Jung, JH
    Lee, YH
    Oh, MH
    Kim, CJ
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (6A): : 3576 - 3579
  • [46] Characteristics on the gate insulator of metal tip field emitter arrays after wet etching process
    Jung, Yu Ho
    Ju, Byeong Kwon
    Jung, Jae Hoon
    Lee, Yun Hi
    Oh, Myung Hwan
    Kim, Chul Ju
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1997, 36 (6 A): : 3576 - 3579
  • [47] Fabrication Process of Silicon-Tip-Arrays for Field Emission Applications
    Dams, F.
    Prommesberger, C.
    Schreiner, R.
    2011 24TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2011, : 49 - 50
  • [48] Fabrication of Ambipolar Gate-All-Around Field-Effect Transistors using Silicon Nanobridge Arrays
    Oh, Jin Yong
    Park, Jong-Tae
    Islam, M. Saif
    NANOEPITAXY: MATERIALS AND DEVICES V, 2013, 8820
  • [49] Fabrication of patterned diamond field emitter tips using silicon oxide barrier
    Cho, H
    Chung, B
    Ko, T
    Jeon, D
    Lee, MS
    Baik, YJ
    IVMC '96 - 9TH INTERNATIONAL VACUUM MICROELECTRONICS CONFERENCE, TECHNICAL DIGEST, 1996, : 313 - 315
  • [50] A new self-aligned process for fabrication of microemitter arrays using selective etching of silicon
    Asano, T
    Yasuda, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (12B): : 6632 - 6636