Single Electron Threshold Logic Based Feynman Gate Implementation

被引：0
|
作者：
Ghosh, Arpita [1 ]
Jain, Amit [2 ]
Singh, N. B. [3 ]
Sarkar, Subir Kumar [4 ]
机构：
[1] RCCIIT, ECE, Kolkata, India
[2] Jadavpur Univ, Kolkata, India
[3] Manipur Inst Technol, Imphal, Manipur, India
[4] Jadavpur Univ, ETCE, Kolkata, India
来源：
2016 SECOND IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN) | 2016年
关键词：
single electron device; threshold logic gate; reversible gate; feynman gate; SIMON; stability plot; DEVICES; ARRAY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents design and simulation of, one of the quantum reversible gates, the Feynman gate, using the single electron threshold logic gate. One of the most emerging areas in quantum computing is the application of reversible gates in computational circuits for increasing the computational efficiency. Here the presented approach combines the advantages of the single electron threshold logic as well as the properties of the reversible gate. The stability of the circuit is also discussed.
引用
收藏
页码：266 / 268
页数：3
相关论文
共 50 条
  • [21] Threshold Gate-Based Circuits From Nanomagnetic Logic
    Papp, Adam
    Niemier, Michael T.
    Csurgay, Arpad
    Becherer, Markus
    Breitkreutz, Stephan
    Kiermaier, Josef
    Eichwald, Irina
    Hu, X. Sharon
    Ju, Xueming
    Porod, Wolfgang
    Csaba, Gyoergy
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 990 - 996
  • [22] Implementation of single-electron transistor with resistive gate
    Pashkin, Y
    Nakamura, Y
    Tsai, JS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (1B): : 406 - 409
  • [23] Implementation of single-electron transistor with resistive gate
    Pashkin, Yuri
    Nakamura, Yasunobu
    Tsai, Jaw-Shen
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1999, 38 (1 B): : 406 - 409
  • [24] A capacitive threshold-logic gate
    Ozdemir, H
    Kepkep, A
    Pamir, B
    Leblebici, Y
    Cilingiroglu, U
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1141 - 1150
  • [25] A statistical reliability model for single-electron threshold logic
    Chen, Chunhong
    Mao, Yanjie
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1547 - 1553
  • [26] Evaluation methodology for single electron encoded threshold logic gates
    Lageweg, Casper
    Cotofana, Sorin
    Vassiliadis, Stamatis
    VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 247 - +
  • [27] Silicon-Based Dual-Gate Single-Electron Transistors for Logic Applications
    Lee, Dong Seup
    Yang, Hong-Seon
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Lee, Jung Han
    Park, Sang Hyuk
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (07)
  • [28] Implementation of a Gate Neural Network Based on Combinatorial Logic Elements
    Mikhailyuk, Taras
    Zhernakov, Sergey
    ADVANCES IN NEURAL COMPUTATION, MACHINE LEARNING, AND COGNITIVE RESEARCH, 2018, 736 : 23 - 32
  • [29] A reconfigurable logic circuit based on threshold elements with a controlled floating gate
    Aoyama, K
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 381 - 384
  • [30] Novel universal threshold logic gate based on RTD and its application
    Wei, Yi
    Shen, Jizhong
    MICROELECTRONICS JOURNAL, 2011, 42 (06) : 851 - 854
12345