Threshold Gate-Based Circuits From Nanomagnetic Logic

被引：12

作者：

Papp, Adam ^{[1
]}

Niemier, Michael T. ^{[1
]}

Csurgay, Arpad ^{[2
]}

Becherer, Markus ^{[3
]}

Breitkreutz, Stephan ^{[3
]}

Kiermaier, Josef ^{[3
]}

Eichwald, Irina ^{[3
]}

Hu, X. Sharon ^{[1
]}

Ju, Xueming ^{[4
]}

Porod, Wolfgang ^{[1
]}

Csaba, Gyoergy ^{[1
]}

机构：

[1] Univ Notre Dame, Ctr Nano Sci & Technol, Notre Dame, IN 46556 USA

[2] Pazmany Peter Catholic Univ, Fac Informat Technol, H-1088 Budapest, Hungary

[3] Tech Univ Munich, Inst Tech Elect, D-80333 Munich, Germany

[4] Tech Univ Munich, Inst Nanoelect, D-80333 Munich, Germany

来源：

IEEE TRANSACTIONS ON NANOTECHNOLOGY | 2014年 / 13卷 / 05期

基金：

美国国家科学基金会;

关键词：

Co/Pt multilayers; majority logic; nanomagnetic logic (NML); threshold gate; FULL ADDER;

D O I：

10.1109/TNANO.2014.2342659

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.

引用

页码：990 / 996

页数：7

共 50 条

[1] Logic optimization for majority gate-based nanoelectronic circuits
Huo, Zhi
Zhang, Qishan
Haruebanroenga, Sansiri
Wang, Wei
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1307 - 1310
[2] Logic optimization for majority gate-based nanoelectronic circuits based on genetic algorithm
Bonyadi, M. R.
Azghadi, S. M. R.
Rad, N. M.
Navi, K.
Afjei, E.
2007 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, 2007, : 143 - 147
[3] Simple logic gate-based random signal generator
Kronbergs, Maris
Terauds, Maris
Aboltins, Arturs
Zeltins, Maris
Litvinenko, Anna
Pikulins, Dmitrijs
PROCEEDINGS OF 2020 IEEE WORKSHOP ON MICROWAVE THEORY AND TECHNIQUES IN WIRELESS COMMUNICATIONS (MTTW'20), 2020, : 212 - 216
[4] Delay approximation for nanomagnetic logic based combinatorial circuits
Oraon, Neha
Rao, Madhav
2019 14TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (IEEE-NEMS 2019), 2019, : 68 - 71
[5] Logic Gate-based Evolutionary Algorithm for the Multidimensional Knapsack Problem
Ferjani, Ayet Allah
Liouane, Noureddine
2017 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND DIAGNOSIS (ICCAD), 2017, : 164 - 168
[6] Genetic Algorithm based Logic Optimization for Multi-Output Majority Gate-Based Nano-electronic Circuits
Houshmand, Monireh
Khayat, Saied Hosseini
Rezaei, Razie
2009 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND INTELLIGENT SYSTEMS, PROCEEDINGS, VOL 1, 2009, : 584 - +
[7] Stick diagram representation for nanomagnetic logic based combinational circuits
Oraon, Neha
Rao, Madhav
2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
[8] Asynchronous Solutions for Nanomagnetic Logic Circuits
Vacca, Marco
Graziano, Mariagrazia
Zamboni, Maurizio
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (04)
[9] Algorithm in chemistry: molecular logic gate-based data protection
Dong, Yu
Feng, Shiyu
Huang, Weiguo
Ma, Xiang
CHEMICAL SOCIETY REVIEWS, 2025,
[10] Compact modeling of perpendicular nanomagnetic logic based on threshold gates
Breitkreutz, Stephan
Eichwald, Irina
Kiermaier, Josef
Csaba, Gyorgy
Schmitt-Landsiedel, Doris
Becherer, Markus
JOURNAL OF APPLIED PHYSICS, 2014, 115 (17)

← 1 2 3 4 5 →