Threshold Gate-Based Circuits From Nanomagnetic Logic

被引：12

作者：

Papp, Adam ^{[1
]}

Niemier, Michael T. ^{[1
]}

Csurgay, Arpad ^{[2
]}

Becherer, Markus ^{[3
]}

Breitkreutz, Stephan ^{[3
]}

Kiermaier, Josef ^{[3
]}

Eichwald, Irina ^{[3
]}

Hu, X. Sharon ^{[1
]}

Ju, Xueming ^{[4
]}

Porod, Wolfgang ^{[1
]}

Csaba, Gyoergy ^{[1
]}

机构：

[1] Univ Notre Dame, Ctr Nano Sci & Technol, Notre Dame, IN 46556 USA

[2] Pazmany Peter Catholic Univ, Fac Informat Technol, H-1088 Budapest, Hungary

[3] Tech Univ Munich, Inst Tech Elect, D-80333 Munich, Germany

[4] Tech Univ Munich, Inst Nanoelect, D-80333 Munich, Germany

来源：

IEEE TRANSACTIONS ON NANOTECHNOLOGY | 2014年 / 13卷 / 05期

基金：

美国国家科学基金会;

关键词：

Co/Pt multilayers; majority logic; nanomagnetic logic (NML); threshold gate; FULL ADDER;

D O I：

10.1109/TNANO.2014.2342659

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper demonstrates the design of nanomagnetic logic (NML) gates with multiple weighted inputs, which are magnetic equivalents of threshold logic gates (TLGs). We use micromagnetic simulations to show that NML TLGs can be constructed with minimum overhead compared to standard NML gates, and they significantly reduce device footprint and interconnection complexity of magnetic logic circuits. As an example, we design a full adder circuit using said TLGs and compare its performance to majority-gate-based NML.

引用

页码：990 / 996

页数：7

共 50 条

[31] A threshold logic gate based on clocked coupled inverters
Ramos, JF
Lopez, JAH
Martin, MJ
Tejero, JC
Gago, A
INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (04) : 371 - 382
[32] Benchmarking gate-based quantum computers
Michielsen, Kristel
Nocon, Madita
Willsch, Dennis
Jin, Fengping
Lippert, Thomas
De Raedt, Hans
COMPUTER PHYSICS COMMUNICATIONS, 2017, 220 : 44 - 55
[33] Design and Fabrication of Nanomagnetic Majority Logic Gate Based on Spin Hall Assisted Switching
Smith, A. K.
Jamali, M.
Hickox-Young, D.
Zhao, Z.
Wang, J.
2015 IEEE MAGNETICS CONFERENCE (INTERMAG), 2015,
[34] Design and evaluation of clocked nanomagnetic logic conservative Fredkin gate
Ali Akbar Dadjouyan
Samira Sayedsalehi
Reza Faghih Mirzaee
Somayyeh Jafarali Jassbi
Journal of Computational Electronics, 2020, 19 : 396 - 406
[35] Low power on-chip clocking for nanomagnetic logic circuits
Zhang, Mingliang
Cai, Li
Yang, Xiaokuo
Cui, Huanqing
Wang, Zhichun
Feng, Chaowen
Wang, Sen
MICRO & NANO LETTERS, 2014, 9 (10) : 753 - 755
[36] A versatile threshold logic gate
Stokman, A
Cotofana, SD
Vasilliadis, S
CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 163 - 166
[37] Magnetic Properties of Enhanced Permeability Dielectrics for Nanomagnetic Logic Circuits
Li, Peng
Sankar, Vijay K.
Csaba, Gyorgy
Hu, X. Sharon
Niemier, Michael
Porod, Wolfgang
Bernstein, Gary H.
IEEE TRANSACTIONS ON MAGNETICS, 2012, 48 (11) : 3292 - 3295
[38] A Novel Crossing Device for in-plane Nanomagnetic Logic Circuits
Nizer Rahmeier, Joao G.
Resende, Tulio G.
Melo, Luiz G. C.
Vilela Neto, Omar P.
2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
[39] REALIZATION OF THRESHOLD LOGIC CIRCUITS
DATTAGUPTA, R
BASU, DK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1974, 37 (01) : 79 - 82
[40] The development of logic gate-based fluorescent probes that respond to intracellular hydrogen peroxide and pH in tandem
Han, Hai-Hao
Liu, Meng-Jiao
Zhang, Weijian
Sun, Lu-Lu
Ma, Xiuhua
Qiao, Hongjin
Sun, Shasha
Yang, Jianming
Chai, Xianzhi
Wu, Zhenyong
He, Xiao-Peng
TALANTA, 2024, 270

← 1 2 3 4 5 →