Single Electron Threshold Logic Based Feynman Gate Implementation

被引：0
|
作者：
Ghosh, Arpita [1 ]
Jain, Amit [2 ]
Singh, N. B. [3 ]
Sarkar, Subir Kumar [4 ]
机构：
[1] RCCIIT, ECE, Kolkata, India
[2] Jadavpur Univ, Kolkata, India
[3] Manipur Inst Technol, Imphal, Manipur, India
[4] Jadavpur Univ, ETCE, Kolkata, India
来源：
2016 SECOND IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN) | 2016年
关键词：
single electron device; threshold logic gate; reversible gate; feynman gate; SIMON; stability plot; DEVICES; ARRAY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents design and simulation of, one of the quantum reversible gates, the Feynman gate, using the single electron threshold logic gate. One of the most emerging areas in quantum computing is the application of reversible gates in computational circuits for increasing the computational efficiency. Here the presented approach combines the advantages of the single electron threshold logic as well as the properties of the reversible gate. The stability of the circuit is also discussed.
引用
收藏
页码：266 / 268
页数：3
相关论文
共 50 条
  • [31] Practical Implementation of Memristor-Based Threshold Logic Gates
    Papandroulidakis, Georgios
    Serb, Alexander
    Khiat, Ali
    Merrett, Geoff, V
    Prodromakis, Themis
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3041 - 3051
  • [32] A Fault Tolerant Threshold Logic Gate Design
    Palaniswamy, Ashok Kumar
    Goparaju, Manoj Kumar
    Tragoudas, Spyros
    PROCEEDINGS OF THE 13TH WSEAS INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN CIRCUITS, 2009, : 162 - 167
  • [33] Investigation of a programmable threshold logic gate array
    Kelly, PM
    Thompson, CJ
    McGinnity, TM
    Maguire, LP
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 673 - 676
  • [34] A Balanced Capacitive Threshold-Logic Gate
    Javier López-García
    José Fernández-Ramos
    Alfonso Gago-Bohórquez
    Analog Integrated Circuits and Signal Processing, 2004, 40 : 61 - 69
  • [35] A balanced capacitive threshold-logic gate
    López-García, J
    Fernández-Ramos, J
    Gago-Bohórquez, AG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 40 (01) : 61 - 69
  • [36] IMPLEMENTATION OF REVERSIBLE LOGIC AT GATE LEVEL
    Kalavakolanu, S. R. Sastry
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 959 - 963
  • [37] Design and Implementation of Logic Gate Emulator
    Ogungbenro, O. A.
    Chukwudebe, G. A.
    Opara, F. K.
    Ezeh, G. N.
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON ELECTRO-TECHNOLOGY FOR NATIONAL DEVELOPMENT (NIGERCON), 2017, : 656 - 663
  • [38] Programmable Memristive Threshold Logic Gate Array
    Krestinskaya, Olga
    Maan, Akshay Kumar
    James, Alex Pappachen
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 313 - 316
  • [39] Implementation of double Feynman gate in high dimensional quantum systems
    Zhu, Yanbing
    Shang, Jiaqi
    Fan, Ya-nan
    Kou, Yunjie
    Qu, Xiaofei
    Yan, Xiang-an
    Zhang, Yunjie
    Wang, Feiran
    SCIENTIFIC REPORTS, 2025, 15 (01):
  • [40] Performance of single-electron transistor logic composed of multi-gate single-electron transistors
    Jeong, MY
    Jeong, YH
    Hwang, SW
    Kim, DM
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (11): : 6706 - 6710
12345