Evidence of the Robustness of a COTS Soft-Error Free SRAM to Neutron Radiation

被引:19
|
作者
Velazco, R. [1 ,2 ]
Clemente, J. A. [3 ]
Hubert, G. [4 ]
Mansour, W. [1 ,2 ]
Palomar, C. [5 ]
Franco, F. J. [5 ]
Baylac, M. [6 ,7 ]
Rey, S. [6 ,7 ]
Rosetto, O. [6 ,7 ]
Villa, F. [6 ,7 ]
机构
[1] Univ Grenoble Alpes, F-38031 Grenoble, France
[2] CNRS, TIMA, F-38031 Grenoble, France
[3] Univ Complutense Madrid, Fac Informat, Comp Architecture Dept, E-28040 Madrid, Spain
[4] French Aerosp Lab ONERA, FR-31055 Toulouse, France
[5] Univ Complutense Madrid, Fac Fis, Dept Fis Aplicada 3, E-28040 Madrid, Spain
[6] Univ Grenoble Alpes, LPSC, F-38031 Grenoble, France
[7] CNRS, IN2P3, F-38031 Grenoble, France
关键词
COTS; LPSRAM; MUSCA SEP3; neutron tests; radiation hardness; reliability; soft error; SRAM; DESIGN; CELL;
D O I
10.1109/TNS.2014.2363899
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radiation tests with 15-MeV neutrons were performed in a COTS SRAM including a new memory cell design combining SRAM cells and DRAM capacitors to determine if, as claimed, it is soft-error free and to estimate upper bounds for the cross-section. These tests led to cross-section values two orders of magnitude below those of typical CMOS SRAMs in the same technology node. MUSCA SEP3 simulations complement these results predicting that only high-energy neutrons (> 30 MeV) can provoke bit flips in the studied SRAMs. MUSCA SEP3 is also used to investigate the sensitivity of the studied SRAM to radioactive contamination and to compare it with the one of standard CMOS SRAMs. Results are useful to make predictions about the operation of this memory in environments such as avionics.
引用
收藏
页码:3103 / 3108
页数:6
相关论文
共 50 条
  • [21] Soft-Error Sensitivity in SRAM Manufactured by Bulk Gate-All-Around (GAA) Technology
    Uemura, Taiki
    Chung, Byungjin
    Choi, Jaehee
    Lee, Seungbae
    Chung, Shinyoung
    Hwang, Yuchul
    Pae, Sangwoo
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [22] Real-time neutron and alpha soft-error rate testing of CMOS 130nm SRAM:: Altitude versus underground measurements
    Autran, J. L.
    Roche, P.
    Sauze, S.
    Gasiot, G.
    Munteanu, D.
    Loaiza, P.
    Zampaolo, M.
    Borel, J.
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 233 - +
  • [23] A robust multi-bit soft-error immune SRAM cell for low-power applications
    Erfan Abbasian
    Sobhan Sofimowloodi
    Analog Integrated Circuits and Signal Processing, 2023, 115 : 49 - 66
  • [24] Soft-Error Resilient Read Decoupled SRAM With Multi-Node Upset Recovery for Space Applications
    Pal, Soumitra
    Sri, Dodla Divya
    Ki, Wing-Hung
    Islam, Aminul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (05) : 2246 - 2254
  • [25] A robust multi-bit soft-error immune SRAM cell for low-power applications
    Abbasian, Erfan
    Sofimowloodi, Sobhan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 49 - 66
  • [26] Underground Experiment and Modeling of Alpha Emitters Induced Soft-Error Rate in CMOS 65 nm SRAM
    Martinie, Sebastien
    Autran, Jean-Luc
    Sauze, Sebastien
    Munteanu, Daniela
    Uznanski, Slawosz
    Roche, Philippe
    Gasiot, Gilles
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 1048 - 1053
  • [27] Highly stable soft-error immune SRAM with multi-node upset recovery for aerospace applications
    Bai, Na
    Zhou, Yueliang
    Xu, Yaohua
    Wang, Yi
    Chen, Zihan
    INTEGRATION-THE VLSI JOURNAL, 2023, 92 : 58 - 65
  • [28] Neutron Radiation Induced Soft Error Rates for an Adjacent-ECC Protected SRAM in 28 nm CMOS
    Neale, Adam
    Sachdev, Manoj
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (03) : 1912 - 1917
  • [29] Designing and Evaluating Redundancy-Based Soft-Error Masking on a Continuum of Energy versus Robustness
    Alghareb, Faris S.
    Ashraf, Rizwan A.
    DeMara, Ronald F.
    IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2018, 3 (03): : 139 - 152
  • [30] IMPROVEMENT OF ALPHA-PARTICLE-INDUCED SOFT-ERROR IMMUNITY IN A GAAS SRAM BY A BURIED P-LAYER
    UMEMOTO, Y
    MASUDA, N
    SHIGETA, J
    MITSUSADA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) : 268 - 274