Design and realization of high performance CMOS compatible Lateral Bipolar Transistors (CLBTs)

被引：0
|
作者：
Kumar, NR
Sankar, GK
Roy, JN
Singh, DN
机构：
来源：
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Layout techniques to improve the performance of CMOS compatible Lateral Bipolar Transistors (CLBTs) are presented The current ratio of active collector (C-1) and the unwanted substrate collector (C-2) is taken as the figure of merit for these devices. The devices with different emitter geometry were realized in a standard 0.8 mu m 5 V N-Well based twin-tub bulk CMOS process developed at authors' organization A significant improvement was observed in the performance of lateral bipolar action by increasing the emitter periphery to area ratio. The electrical characteristics of the device were analyzed and presented.
引用
收藏
页码：430 / 433
页数：4
相关论文
共 50 条
  • [41] AN ANALOG TECHNOLOGY INTEGRATES BIPOLAR, CMOS, AND HIGH-VOLTAGE DMOS TRANSISTORS
    KRISHNA, S
    KUO, J
    GAETA, IS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) : 89 - 95
  • [42] On the Device Design and Drive-Current Capability of SOI Lateral Bipolar Transistors
    Cai, Jin
    Ning, Tak H.
    D'Emic, Christopher P.
    Yau, Jeng-Bang
    Chan, Kevin K.
    Yoon, Joonah
    Muralidhar, Ramachandran
    Park, Dae-Gyu
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (05): : 105 - 113
  • [43] Resurfed lateral bipolar transistors for high-voltage, high-frequency applications
    Cao, GJ
    De Souza, MM
    Narayanan, EMS
    12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 185 - 187
  • [44] A REDUCED-FIELD DESIGN CONCEPT FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS - REPLY
    TANG, DD
    LU, PF
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (10) : 473 - 474
  • [45] THE IMPLEMENTATION OF A REDUCED-FIELD PROFILE DESIGN FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    LU, PF
    COMFORT, JH
    TANG, DD
    MEYERSON, BS
    SUN, JYC
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (08) : 336 - 338
  • [46] Compact very high voltage CMOS compatible bipolar silicon-on-insulator transistor
    Litwin, Andrej, 1600, IEEE, Piscataway, NJ, United States
  • [47] BASE CURRENT REVERSAL PHENOMENON IN A CMOS COMPATIBLE HIGH-GAIN N-P-N GATED LATERAL BIPOLAR-TRANSISTOR
    HUANG, TH
    CHEN, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (02) : 321 - 327
  • [48] High Performance CMOS Circuit Design
    Swami, Neelam
    Khatri, Bhupen
    3RD INTERNATIONAL CONFERENCE ON CONDENSED MATTER & APPLIED PHYSICS (ICC-2019), 2020, 2220
  • [49] HIGH-CURRENT GAIN HYBRID LATERAL BIPOLAR OPERATION OF DMOS TRANSISTORS
    OLSSON, J
    EDHOLM, B
    SODERBARG, A
    BOHLIN, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (09) : 1628 - 1635
  • [50] Lateral high-speed bipolar transistors on SOI for RF SoC applications
    Sun, ISM
    Ng, WT
    Kanekiyo, K
    Kobayashi, T
    Mochizuki, H
    Toita, M
    Imai, H
    Ishikawa, A
    Tamura, S
    Takasuka, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1376 - 1383
12345