Systematic evaluation of SOI Buried Oxide Reliability for Partially Depleted and Fully Depleted applications

被引：0

作者：

Schwarzenbach, W. ^{[1
]}

Malaquin, C. ^{[1
]}

Allibert, F. ^{[1
]}

Besnard, G. ^{[1
]}

Nguyen, B. -Y. ^{[1
]}

机构：

[1] SOITEC, Parc Technol Fontaines, F-38190 Bernin, France

来源：

2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年

关键词：

Fully Depleted SOI; Partially Depleted SOI; BOX Breakdown; Leakage current;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

SOI Buried Oxide (BOX) electrical quality is assessed through Charge to Breakdown, Breakdown Voltage, low field leakage, BOX fixed charge density and BOX/ Si interface trap density measurements. Breakdown electrical field higher than 10 MV. cm(-1) and 10 years lifetime at operating voltages in excess of 16V are reported on thin BOX layers.

引用

页数：3

共 50 条

[31] A physically based compact device model for fully depleted and nearly fully depleted SOI MOSFET
Banna, SR
Chan, PCH
Chan, M
Ko, PK
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1914 - 1923
[32] Atomic Scale Thickness Control of SOI Wafers for Fully Depleted Applications
Schwarzenbach, W.
Daval, N.
Barec, V.
Bonnin, O.
Acosta-Alba, P.
Maddalon, C.
Chibko, A.
Robson, T.
Nguyen, B. -Y.
Maleville, C.
ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 16, 2013, 53 (05): : 39 - 46
[33] Evidence for Enhanced Reliability in a Novel Nanoscale Partially-Depleted SOI MOSFET
Anvarifard, Mohammad Kazem
Orouji, Ali Asghar
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 536 - 542
[34] ON THE TRANSIENT OPERATION OF PARTIALLY DEPLETED SOI NMOSFETS
GAUTIER, J
SUN, JYC
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (11) : 497 - 499
[35] SUBTHRESHOLD KINKS IN FULLY DEPLETED SOI MOSFETS
FOSSUM, JG
KRISHNAN, S
FAYNOT, O
CRISTOLOVEANU, S
RAYNAUD, C
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (12) : 542 - 544
[36] Noise modeling in fully depleted SOI MOSFETs
Pailloncy, G
Iniguez, B
Dambrine, G
Raskin, JP
Danneville, F
SOLID-STATE ELECTRONICS, 2004, 48 (05) : 813 - 825
[37] Fully Depleted SOI: Achievements and Future Developments
Haond, M.
2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 37 - 40
[38] ANALYSIS OF CONDUCTION IN FULLY DEPLETED SOI MOSFETS
YOUNG, KK
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (03) : 504 - 506
[39] Inherently planar fully depleted SOI isolation
Burns, J
Costa, C
Warner, K
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 103 - 104
[40] A novel subthreshold slope technique for the extraction of the buried-oxide interface trap density in fully depleted SOI MOSFET
Lun, Z
Ang, DS
Ling, CH
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (08) : 411 - 413

← 1 2 3 4 5 →