Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications

被引：4
|
作者：
Deak, Norbert [1 ]
Cret, Octavian [2 ]
Hedesiu, Horia [3 ]
机构：
[1] Natl Instruments, Cluj Napoca Branch, Cluj Napoca, Romania
[2] Tech Univ Cluj Napoca, Dept Comp Sci, Cluj Napoca, Romania
[3] Tech Univ Cluj Napoca, Dept Elect Machines, Cluj Napoca, Romania
来源：
2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2019年
关键词：
D O I：
10.1109/FCCM.2019.00050
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper introduces an efficient automatic floorplanning algorithm, which takes into account the heterogeneous architectures of modern FPGA families, as well as partial reconfiguration (PR) constraints, introducing the aspect ratio (AR) constraint to optimize routing. The algorithm generates possible placements of the partial modules, and then applies a recursive pseudo-bipartitioning heuristic search to find the best floorplan. The experiments show that its performance is significantly better than the one of other algorithms in this field.
引用
收藏
页码：309 / 309
页数：1
相关论文
共 50 条
  • [21] Fast Sequential FPGA Startup based on Partial and Dynamic Reconfiguration
    Huebner, Michael
    Meyer, Joachim
    Sander, Oliver
    Braun, Lars
    Becker, Juergen
    Noguera, Juanjo
    Stewart, Rodney
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 190 - 194
  • [22] A reconfiguration-based defect tolerance method for nanoscale devices
    Rad, Reza M. P.
    Tehranipoor, Mohammad
    21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 107 - +
  • [23] Research on the Reconfigurable PnP Interface Based on Partial Reconfiguration of FPGA
    Dong Wen-jie
    Lin Jin-yong
    Liu Jing-jing
    Zhou Chun-mei
    2013 THIRD INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2013, : 1334 - 1337
  • [24] A Partial Reconfiguration based Approach for Frequency Synthesis using FPGA
    Tiwari, Abhishek
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 234 - 241
  • [25] An Image Filter System based on dynamic partial reconfiguration on FPGA
    Kurita, Hisaaki
    Maruyama, Tsutomu
    PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 : 540 - 547
  • [26] Statechart-based Design Controllers for FPGA Partial Reconfiguration
    Labiak, Grzegorz
    Wegrzyn, Marek
    Rosado Munoz, Alfredo
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [27] Exploiting the Dynamic Partial Reconfiguration on NoC-Based FPGA
    Hassan, Amr
    Mostafa, Hassan
    Fahmy, Hossam A. H.
    Ismail, Yehea
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 277 - 280
  • [28] A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-Based FPGAs
    Sterpone, L.
    Violante, M.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (04) : 965 - 970
  • [29] Efficient modeling and floorplanning of embedded-FPGA fabric
    Chaudhuri, Sumanta
    Danger, Jean-Luc
    Guilley, Sylvain
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 665 - 669
  • [30] RECONFIGURATION-BASED TIME-TO-DIGITAL CONVERTER FOR VIRTEX FPGAS
    Quiros-Olozabal, Angel
    Manuel Barrientos-Villar, Juan
    de los Angeles Cifredo-Chacon, Ma
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 439 - 443
12345