Underfilled BGAs for ceramic BGA packages and board-level reliability

被引:26
|
作者
Burnette, T [1 ]
Johnson, Z [1 ]
Koschmieder, T [1 ]
Oyler, W [1 ]
机构
[1] Motorola SPS, Austin, TX 78721 USA
关键词
D O I
10.1109/ECTC.2000.853329
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ceramic ball grid array (CBGA) packages have board-level reliability that can easily meet the needs for applications in environments with limited temperature excursions. The board-level reliability for environments with large temperature changes are frequently at the limit of what is viable for CBGA packages and occasionally not obtainable with CBGA packages. In an effort to aid board-level reliability for CBGAs, the EGA was underfilled and cycled to failure. Four different epoxies were used with four different coefficients of thermal expansion and Young's moduli. The results will be compared to a control set of non-underfilled parts. Statistical analysis for the underfilled results will allow one to determine which set of parameters provides a basis for creating extended reliability for CBGA packages. Non-linear finite element modeling will supplement the experimental work.
引用
收藏
页码:1221 / 1226
页数:4
相关论文
共 50 条
  • [21] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [22] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [23] Enhancing board level BGA assembly and reliability
    Dunford, S
    Viswanadham, P
    Clark, C
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 76 - 96
  • [24] BOARD LEVEL RELIABILITY OF BGA MULTICHIP MODULES
    Darveaux, Robert
    Vijayakumar, Bhuvaneshwaran
    2017 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2017,
  • [25] Advanced packages and board level reliability
    Albrecht, H. -J.
    ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 203 - +
  • [26] Machine learning for board-level drop response of BGA packaging structure
    Mao, Minghui
    Wang, Wenwu
    Lu, Changheng
    Jia, Fengrui
    Long, Xu
    MICROELECTRONICS RELIABILITY, 2022, 134
  • [27] Innovative circuit board level routing designs for BGA packages
    Titus, A
    Jaiswal, B
    Dishongh, TJ
    Cartwright, AN
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (04): : 630 - 639
  • [28] Effects of solder joint shapes on reliability of BGA packages under board level drop impact loads
    Yang, Xue-Xia
    Xiao, Ge-Sheng
    Shu, Xue-Feng
    Zhendong yu Chongji/Journal of Vibration and Shock, 2013, 32 (01): : 104 - 107
  • [29] Board-level Solder Joint Reliability of QFN Packages with Enclosure and Placement Effects in Various Form Factors
    Lau, Chun-Sean
    Hilmi, Ahmad Faridzul
    Ye, Ning
    Yang, Bo
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1482 - 1488
  • [30] Optimization of thermomechanical reliability of board-level flip-chip packages implemented with organic or silicon substrates
    Wang, Tong Hong
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (02): : 174 - 179