Underfilled BGAs for ceramic BGA packages and board-level reliability

被引:26
|
作者
Burnette, T [1 ]
Johnson, Z [1 ]
Koschmieder, T [1 ]
Oyler, W [1 ]
机构
[1] Motorola SPS, Austin, TX 78721 USA
关键词
D O I
10.1109/ECTC.2000.853329
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ceramic ball grid array (CBGA) packages have board-level reliability that can easily meet the needs for applications in environments with limited temperature excursions. The board-level reliability for environments with large temperature changes are frequently at the limit of what is viable for CBGA packages and occasionally not obtainable with CBGA packages. In an effort to aid board-level reliability for CBGAs, the EGA was underfilled and cycled to failure. Four different epoxies were used with four different coefficients of thermal expansion and Young's moduli. The results will be compared to a control set of non-underfilled parts. Statistical analysis for the underfilled results will allow one to determine which set of parameters provides a basis for creating extended reliability for CBGA packages. Non-linear finite element modeling will supplement the experimental work.
引用
收藏
页码:1221 / 1226
页数:4
相关论文
共 50 条
  • [31] Effect of board-level reflow on adhesion between lead-free solder and underfill in flip-chip BGA packages
    Tang, Zhenming
    Park, Seungbae
    Lee, H. C. John
    Chung, Soonwan
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2007, VOL 5: ELECTRONICS AND PHOTONICS, 2008, : 9 - 14
  • [32] Effects of Different Kinds of Underfills and Temperature-Humidity Treatments on Drop Reliability of Board-Level Packages
    Noh, Bo-In
    Yoon, Jeong-Won
    Ha, Sang-Ok
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (02) : 224 - 231
  • [33] Optimal design towards enhancement of board-level thermomechanical reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 104 - 110
  • [34] A New Methodology for Board-Level Harmonic Analysis of Multi-Level Packages
    Chen, Cheng-fu
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1840 - 1845
  • [35] Improved reliability with underfilled area array packages
    Schneider, J
    POLYTRONIC 2001, PROCEEDINGS, 2001, : 124 - 129
  • [36] Experimental and numerical analysis of BGA lead-free solder joint reliability under board-level drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhao, Jun feng
    MICROELECTRONICS RELIABILITY, 2009, 49 (01) : 79 - 85
  • [37] Transient submodeling analysis for board-level drop tests of electronic packages
    Tsai, Tsung-Yueh
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Chen, Rong-Sheng
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 54 - 62
  • [38] On the JEDEC Board Level Drop Test Simulation of Array of BGA Packages
    Ma, Yiyi
    Luan, Jing-En
    2022 IEEE 39TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT), 2022,
  • [39] Influence of Power Cycling Durations on Thermal and Fatigue Reliability Characteristics of Board-Level Chip-Scale Packages
    Wang, Tong Hong
    Lee, Chang-Chi
    Lai, Yi-Shao
    Lee, Kuo-Yuan
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (01) : 0110011 - 0110015
  • [40] Board level reliability of chip scale packages
    Hung, SC
    Zheng, PJ
    Chen, HN
    Lee, SC
    Lee, JJ
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 571 - 580