A massively parallel reverse modeling approach for semiconductor devices and circuits

被引:0
|
作者
Wu, SC [1 ]
Vai, M [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a bi-directional neural network as a massively parallel computing architecture for the design of semiconductor devices and circuits. We call this operation reverse modeling since the neural network trained to model a circuit is used in a reverse direction. A feedforward neural network can be used to model the behavior of a system. It can quickly predict the system response of given input parameters. We have extended the applications of neural networks beyond their traditional roles of black box models. Our approach begins with a neural network trained to model the response of the circuit to design parameters. The reverse modeling is then carried out by applying a modified backpropagation learning rule to the trained network. This changes the multi-layer, feedforward neural network from a uni-directional model into a bi-directional model. In the forward direction, the neural network model predicts the circuit property from given design parameters. In the reverse direction, design parameters are synthesized from desired circuit properties. We have demonstrated this reverse modeling approach by designing an RF amplifier. A neural network was trained to model the relations between the matching circuit elements of the amplifier and its output characteristics (output power and power gain). The result model has an average error of 1.7%. The trained model was then used to synthesize matching circuits for 10 sets of desired output characteristics. The neural network synthesized circuits were simulated using LIBRA to verify their performance. The simulated circuit performance was, in average, within 2.6% of the desired characteristics.
引用
收藏
页码:201 / 209
页数:9
相关论文
共 50 条
  • [41] N-gram language models for massively parallel devices
    Bogoychev, Nikolay
    Lopez, Adam
    PROCEEDINGS OF THE 54TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, VOL 1, 2016, : 1944 - 1953
  • [42] Economic Considerations for Integrating Massively Parallel Heterogeneous Devices into the Cloud
    Wilken, H. Drew
    Myre, Joseph M.
    Sawin, Jason
    2018 IEEE 6TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD 2018), 2018, : 17 - 24
  • [43] Massively parallel determination and modeling of endonuclease substrate specificity
    Thyme, Summer B.
    Song, Yifan
    Brunette, T. J.
    Szeto, Mindy D.
    Kusak, Lara
    Bradley, Philip
    Baker, David
    NUCLEIC ACIDS RESEARCH, 2014, 42 (22) : 13839 - 13852
  • [44] Application Modeling for Scalable Simulation of Massively Parallel Systems
    Anger, Eric
    Yalamanchili, Sudhakar
    Dechev, Damian
    Hendry, Gilbert
    Wilke, Jeremiah
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 238 - 247
  • [45] Modeling of interconnection networks in massively parallel processor architectures
    Kupriyanov, Alexey
    Hannig, Frank
    Kissler, Dmitrij
    Teich, Jurgen
    Lallet, Julien
    Sentieys, Olivier
    Pillement, Sebastien
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 268 - +
  • [46] Massively parallel computations and kinetic modeling of polymerization reactions
    Landis, Clark
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2019, 257
  • [47] mpdcm: A toolbox for massively parallel dynamic causal modeling
    Aponte, Eduardo A.
    Raman, Sudhir
    Sengupta, Biswa
    Penny, Will D.
    Stephan, Klaas E.
    Heinzle, Jakob
    JOURNAL OF NEUROSCIENCE METHODS, 2016, 257 : 7 - 16
  • [48] MODELING OF SEMICONDUCTOR STRUCTURES AND DEVICES
    TARNAY, K
    PHYSICA SCRIPTA, 1981, 24 (02) : 446 - 455
  • [49] APPARATUS FOR MEASURING REVERSE CURRENTS OF SEMICONDUCTOR DEVICES
    KLYUEV, LL
    SHPOTA, SD
    MEASUREMENT TECHNIQUES-USSR, 1971, 14 (05): : 776 - &
  • [50] A bond graph approach for modeling switching losses of power semiconductor devices
    Garcia, J
    Dauphin-Tanguy, G
    Rombaut, C
    1997 INTERNATIONAL CONFERENCE ON BOND GRAPH MODELING AND SIMULATION (ICBGM'97), 1997, 29 (01): : 207 - 212