A massively parallel reverse modeling approach for semiconductor devices and circuits

被引:0
|
作者
Wu, SC [1 ]
Vai, M [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a bi-directional neural network as a massively parallel computing architecture for the design of semiconductor devices and circuits. We call this operation reverse modeling since the neural network trained to model a circuit is used in a reverse direction. A feedforward neural network can be used to model the behavior of a system. It can quickly predict the system response of given input parameters. We have extended the applications of neural networks beyond their traditional roles of black box models. Our approach begins with a neural network trained to model the response of the circuit to design parameters. The reverse modeling is then carried out by applying a modified backpropagation learning rule to the trained network. This changes the multi-layer, feedforward neural network from a uni-directional model into a bi-directional model. In the forward direction, the neural network model predicts the circuit property from given design parameters. In the reverse direction, design parameters are synthesized from desired circuit properties. We have demonstrated this reverse modeling approach by designing an RF amplifier. A neural network was trained to model the relations between the matching circuit elements of the amplifier and its output characteristics (output power and power gain). The result model has an average error of 1.7%. The trained model was then used to synthesize matching circuits for 10 sets of desired output characteristics. The neural network synthesized circuits were simulated using LIBRA to verify their performance. The simulated circuit performance was, in average, within 2.6% of the desired characteristics.
引用
收藏
页码:201 / 209
页数:9
相关论文
共 50 条
  • [21] Power semiconductor devices and integrated circuits
    Benda, Vitezslav
    MICROELECTRONICS JOURNAL, 2008, 39 (06) : 849 - 850
  • [22] Heating of Semiconductor Devices in Electric Circuits
    Brunk, Markus
    Jungel, Ansgar
    SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING SCEE 2008, 2010, 14 : 261 - +
  • [23] Massively Parallel TDDB testing : SiC Power devices
    Chbili, Z.
    Chbili, J.
    Campbell, J. P.
    Ryan, J. T.
    Lahbabi, M.
    Ioannou, D. E.
    Cheung, K. P.
    2015 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2015, : 91 - 94
  • [24] Modeling of interconnection subsystems for massively parallel computers
    Gregorio, JA
    Beivide, R
    Vallejo, F
    PERFORMANCE EVALUATION, 2002, 47 (2-3) : 105 - 129
  • [25] SCIENTIFIC MODELING WITH MASSIVELY PARALLEL SIMD COMPUTERS
    WILDING, NB
    TREW, AS
    HAWICK, KA
    PAWLEY, GS
    PROCEEDINGS OF THE IEEE, 1991, 79 (04) : 574 - 590
  • [26] Massively parallel modeling of the sawtooth instability in tokamaks
    Breslau, J. A.
    Park, W.
    Jardin, S. C.
    SCIDAC 2006: SCIENTIFIC DISCOVERY THROUGH ADVANCED COMPUTING, 2006, 46 : 97 - 101
  • [27] MASSIVELY-PARALLEL COMPUTING IN MATERIALS MODELING
    LOH, E
    PHYSICA D, 1993, 66 (1-2): : 108 - 118
  • [28] Hybrid intelligent approach for modeling and optimization of semiconductor devices and nanostructures
    Li, Yiming
    COMPUTATIONAL MATERIALS SCIENCE, 2009, 45 (01) : 41 - 51
  • [29] A new approach for reconfigurable massively parallel computers
    Bobda, C
    Danne, K
    Ahmadinia, A
    Teich, J
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 391 - 394
  • [30] Analytical approach to massively parallel architectures for nanotechnologies
    Jäger, B
    Niemann, JC
    Rückert, U
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 268 - 275