Efficient hardware implementation for H.264/AVC motion estimation

被引：0

作者：

Bojnordi, Mahdi Nazm ^{[1
]}

Semsarzadeh, Mehdi ^{[1
]}

Hashemi, Mahmoud Reza ^{[1
]}

Fatemi, Omid ^{[1
]}

机构：

[1] Univ Tehran, Sch Elect & Comp Engn, Nano Elect Ctr Excellence, Tehran, Iran

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

H.264/AVC; VBSME; parallel architecture;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Variable block size motion estimation (VBSME) is adopted in H.264/AVC to improve the coding efficiency. However, supporting various block sizes significantly increases the complexity of both video encoding and decoding. In this paper a multi-level parallel architecture for H.264/AVC motion estimation is proposed. A SIMD architecture is proposed for absolute differentiator and accumulator (ADA). Using the ADA as the main processing engine, a cost and performance SAD processor is proposed. Experimental results indicate that more than 100% performance improvement is achieved by the proposed architectures compared to the state-of-the-art architectures with similar resources.

引用

页码：1749 / +

页数：2

共 50 条

[41] An efficient hardware design for HDTV H.264/AVC encoder
Liang WEI Dandan DING Juan DU Binbin YU Lu YU Institute of Information and Communication Engineering Zhejiang University Hangzhou China Zhejiang Provincial Key Laboratory of Information Network Technology Hangzhou China
Journal of Zhejiang University-Science C(Computers & Electronics), 2011, 12 (06) : 499 - 506
[42] Hardware efficient skip mode detection for H.264/AVC
Lin, Chia-Chun
Lin, Yu-Kun
Chang, Tian-Sheuan
2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 109 - 110
[43] An efficient hardware design for HDTV H.264/AVC encoder
Liang Wei
Dan-dan Ding
Juan Du
Bin-bin Yu
Lu Yu
Journal of Zhejiang University SCIENCE C, 2011, 12 : 499 - 506
[44] Efficient motion vector prediction scheme for high speed motion estimation in H.264/AVC
Choi, Jinha
Lee, Wonjae
Jung, Yunho
Kim, Jaeseok
IEICE ELECTRONICS EXPRESS, 2008, 5 (21): : 889 - 894
[45] An embedded merging scheme for VLSI implementation of H.264/AVC motion estimation modules
Cho, CY
Huang, SY
Hwang, JN
Wang, JS
2005 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), VOLS 1-5, 2005, : 3121 - 3124
[46] Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC
Lee, JH
Lee, NS
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 741 - 744
[47] Hardware-Efficient Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC
Liu, Zhenyu
Huang, Yiqing
Song, Yang
Goto, Satoshi
Ikenaga, Takeshi
GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 160 - 163
[48] Hardware Efficient Coarse-to-Fine Fast Algorithm for H.264/AVC Variable Block Size Motion Estimation
Chen, Lien-Fei
Huang, Shien-Yu
Liao, Chi-Yao
Lai, Yeong-Kang
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1657 - 1660
[49] Hardware Implementation for a New Design of the VBSME Used in H.264/AVC
Yahi, Amira
Toumi, Salah
Messaoudi, Kamel
Bourennane, El Bey
2014 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2014, : 658 - 662
[50] Hardware design of motion data decoding process for H.264/AVC
Yoo, Kiwon
Sohn, Kwanghoon
SIGNAL PROCESSING-IMAGE COMMUNICATION, 2010, 25 (03) : 208 - 223

← 1 2 3 4 5 →