共 50 条
- [41] Hardware Implementation of Double Basis Multiplier Using TMVP Approach over GF(2m) 2017 IEEE 8TH INTERNATIONAL CONFERENCE ON AWARENESS SCIENCE AND TECHNOLOGY (ICAST), 2017, : 486 - 493
- [44] High Capability and Low-Complexity: Novel Fault Detection Scheme for Finite Field Multipliers over GF(2m) based on MSPB PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2019, : 21 - 30
- [47] Efficient linear array for multiplication in GF(2m) using a normal basis for elliptic curve cryptography CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 76 - 91
- [48] Small FPGA based Multiplication- Inversion Unit for Normal Basis Representation in GF(2m) 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 440 - 445
- [49] Parity-based on-line detection for a bit-parallel systolic dual-basis multiplier over GF(2m) 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 783 - 786
- [50] Concurrent error detection of polynomial basis multiplication over extension fields using a multiple-bit parity scheme DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 102 - 110