共 50 条
- [1] New Cascaded Hybrid Multilevel Inverter with Low Number of Controlled Switches and Voltage Stress of Transistors [J]. 2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
- [2] Performance Verification of Symmetric hybridized Cascaded Multilevel Inverter with reduced number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [4] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
- [6] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
- [7] A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches [J]. 2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,