New symmetric cascaded multilevel inverter with reduced number of controlled devices and low Blocked Voltage by switches

被引:0
|
作者
Gohari, Amirhosien [1 ]
Mosallanejad, Ali [1 ]
Afjei, Ebrahim [1 ]
机构
[1] Shahid Beheshti Univ, Dept Elect Engn, Tehran, Iran
关键词
low blocked voltage; cascaded multilevel inverter; reduced number of switches; TOPOLOGIES; CONVERTERS; UNITS;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In this paper, a new symmetric cascaded multilevel inverter with reduced number of controlled switches and the low blocked voltage by switches is presented. The proposed topology is based on the new module, which inherently produces negative levels and zero level. Each module generates 7 levels. As the number of the output voltage levels or the magnitude of the output voltage increase, the maximum value of blocked voltage of the switches does not increase. The simulation results of this inverter are performed for a 19-level inverter by using MATLAB/Simulink to verify the performance of the proposed topology. Finally, the proposed inverter is compared with other topologies to illustrate the merit of this topology.
引用
收藏
页码:502 / 506
页数:5
相关论文
共 50 条
  • [1] New Cascaded Hybrid Multilevel Inverter with Low Number of Controlled Switches and Voltage Stress of Transistors
    Hamidi, Mohammad
    Gohari, Amirhosein
    Afjei, Ebrahim
    Hamzeh, Mohsen
    [J]. 2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [2] Performance Verification of Symmetric hybridized Cascaded Multilevel Inverter with reduced number of Switches
    Dhanamjayulu, C.
    Meikandasivam, S.
    [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [3] A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches
    Ibrahim, S. A. Ahamed
    Anbalagan, P.
    Sathik, M. A. Jagabar
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
  • [4] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
    Hosseini, Seyed Hossein
    Farakhor, Amir
    Haghighian, Saeideh Khadem
    [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
  • [5] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    [J]. European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552
  • [6] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [7] A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Kamaldeep
    Kumar, Jagdish
    [J]. 2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,
  • [8] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [9] Cascaded multilevel inverter with regeneration capability and reduced number of switches
    Lezana, Pablo
    Rodriguez, Jose
    Oyarzun, Diego A.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (03) : 1059 - 1066
  • [10] Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches
    Ajami, Ali
    Oskuee, Mohammad Reza Jannati
    Mokhberdoran, Ataollah
    Van den Bossche, Alex
    [J]. IET POWER ELECTRONICS, 2014, 7 (02) : 459 - 466