DESIGN AND FPGA IMPLEMENTATION OF BINARY SQUARER USING VEDIC MATHEMATICS

被引：0

作者：

Sriraman, L. ^{[1
]}

Kumar, K. Saravana ^{[1
]}

Prabakar, T. N. ^{[1
]}

机构：

[1] Oxford Engn Coll, Dept Elect & Commun Engn, Tiruchirappalli, Tamil Nadu, India

来源：

2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT) | 2013年

关键词：

Squarer; Vedic Mathematics; Ekadhikena Purvena; FPGA; Duplex squarer;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a squarer based on Vedic mathematics is proposed. Vedic mathematics is one of the ancient Indian mathematics which contains sixteen sutras. These sutras can be used to solve problems in any branch of Mathematics in a faster way. The proposed squarer is based on sutra called Ekadhikena Purvena. It means that "one more than the previous". This sutra is used for finding the square of decimal numbers ending with '5'. In this paper this sutra is generalized and used for squaring of binary numbers. The proposed squarer is compared with duplex squarer for 8, 16 and 32-bit cases in Cyclone III FPGA EP3C16F484C6. The proposed squarer saves area by almost 50% and reduces delay by 50% when compared with duplex squarer in 32-bit case.

引用

下载

页数：5

共 50 条

[21] FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders
Gowreesrinivas, K. V.
Sabbavarapu, Srinivas
Samundiswary, Punniakodi
ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2023, 13 (03) : 10698 - 10702
[22] Design of less time delay Multiplier using vedic mathematics
Dogra, Megha
Balamurugan, V
PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
[23] FPGA Implementation of Vedic Floating Point Multiplier
Kodali, Ravi Kishore
Boppana, Lakshmi
Yenamachintala, Sai Sourabh
2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
[24] Novel Approach of Multiplier Design Using Ancient Vedic Mathematics
Khan, Angshuman
Das, Rupayan
INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 2, 2015, 340 : 265 - 272
[25] Design of an Efficient Multiplier Using Vedic Mathematics and Reversible Logic
Gowthami, P.
Satyanarayana, R. V. S.
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 601 - 604
[26] Robust High Speed ASIC design of a Vedic Square Calculator using ancient Vedic Mathematics
Khan, Angshuman
Sur, Surajit
Gupta, Chitra
Bandyopadhyay, Moulina
Pramanik, Sayak
Saha, Souvik
Verma, Ankit
Samanta, Asmita
Singha, Sudip Kumar
2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, : 710 - 713
[27] Implementation of High Performance Vedic Multiplier and Design of DSP Operations Using Vedic Sutra
Srimani, Supriyo
Kundu, Diptendu Kumar
Panda, Saradindu
Maji, B.
COMPUTATIONAL ADVANCEMENT IN COMMUNICATION CIRCUITS AND SYSTEMS, ICCACCS 2014, 2015, 335 : 443 - 449
[28] Novel Architecture for Inverse Mix Columns for AES using Ancient Vedic Mathematics on FPGA
Huddar, Sushma R.
Rupanagudi, Sudhir Rao
Ravi, Ramya
Yadav, Shikha
Jain, Sanjay
2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 1924 - 1929
[29] VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics
Thapliyal, H
Srinivas, MB
VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 888 - 892
[30] Efficient Implementation of Cryptographic Arithmetic Primitives Using Reversible Logic and Vedic Mathematics
Kiran Kumar V.G.
Shantharama Rai C.
Journal of The Institution of Engineers (India): Series B, 2021, 102 (01) : 59 - 74

← 1 2 3 4 5 →