From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations

被引：5
|
作者：
Potop-Butucaru, Dumitru [1 ]
de Simone, Robert [1 ]
Sorel, Yves [1 ]
Talpin, Jean-Pierre [1 ]
机构：
[1] INRIA, Paris, France
来源：
NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS | 2009年
关键词：
SYNCHRONOUS LANGUAGES; SPECIFICATION;
D O I：
10.1109/ACSD.2009.23
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
We propose a general method to characterize and synthesize correctness-preserving, asynchronous wrappers for synchronous processes on a globally asynchronous locally synchronous (GALS) architecture. Based on the theory of weakly endochronous systems, our technique uses a compact representation of the abstract synchronization configurations of the analyzed process to determine a minimal set of synchronization patterns generating all possible reactions.
引用
收藏
页码：42 / 51
页数：10
相关论文
共 50 条
  • [41] An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
    Agiwal, A
    Singh, M
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 1006 - 1013
  • [42] Blunting an Adversary Against Randomized Concurrent Programs with Linearizable Implementations
    Attiya, Hagit
    Enea, Constantin
    Welch, Jennifer L.
    PROCEEDINGS OF THE 2022 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, PODC 2022, 2022, : 209 - 219
  • [43] A new approach to deterministic execution testing for concurrent programs
    Chung, In Sang
    Kim, Byeong Man
    IEICE Transactions on Information and Systems, 2001, E84-D (12) : 1756 - 1766
  • [44] A new approach to deterministic execution testing for concurrent programs
    Chung, IS
    Kim, BM
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2001, E84D (12): : 1756 - 1766
  • [45] Three-dimensional Pipeline Clock Network Design with Multi-Layer Processor Chip and Multi-Clock VLSI System
    Yang, Yun
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 19 - 22
  • [46] High-efficiency low-power one-clock solutions for multi-clock chips and systems
    Fried, R
    1996 IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN - PROCEEDINGS, 1996, : 60 - 65
  • [47] Design of a Dynamic Depth High-Throughput Multi-clock FIFO for the DSPIN
    Kamal, Rajeev
    Arostegui, Juan M. Moreno
    2015 1ST INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2015, : 30 - 35
  • [48] Chapter 9 variability-aware frequency scaling in multi-clock processors
    Herbert, Sebastian
    Marculescu, Diana
    ADAPTIVE TECHNIQUES FOR DYNAMIC PROCESSOR OPTIMIZATION: THEORY AND PRACTICE, 2008, : 207 - 227
  • [49] Multi-Clock Domain Analysis and Modeling of All-Digital Frequency Synthesizers
    Syllaios, Ioannis L.
    Balsara, Poras T.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 153 - 156
  • [50] MULTI-CLOCK DOMAIN OPTIMIZATION FOR RECONFIGURABLE ARCHITECTURES IN HIGH-LEVEL DATAFLOW APPLICATIONS
    Brunet, S. Casale
    Bezati, E.
    Alberti, C.
    Mattavelli, M.
    Amaldi, E.
    Janneck, J. W.
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1796 - 1800
12345