From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations

被引：5
|
作者：
Potop-Butucaru, Dumitru [1 ]
de Simone, Robert [1 ]
Sorel, Yves [1 ]
Talpin, Jean-Pierre [1 ]
机构：
[1] INRIA, Paris, France
来源：
NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS | 2009年
关键词：
SYNCHRONOUS LANGUAGES; SPECIFICATION;
D O I：
10.1109/ACSD.2009.23
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
We propose a general method to characterize and synthesize correctness-preserving, asynchronous wrappers for synchronous processes on a globally asynchronous locally synchronous (GALS) architecture. Based on the theory of weakly endochronous systems, our technique uses a compact representation of the abstract synchronization configurations of the analyzed process to determine a minimal set of synchronization patterns generating all possible reactions.
引用
收藏
页码：42 / 51
页数：10
相关论文
共 50 条
  • [31] Multi-Clock Snapshot Isolation Concurrency Control for NVM Database
    Liu, Xuyang
    Chen, Kang
    Liu, Mengxing
    Cai, Shiyu
    Wu, Yongwei
    Zheng, Weimin
    TSINGHUA SCIENCE AND TECHNOLOGY, 2022, 27 (06) : 925 - 938
  • [32] Single Test Clock with Programmable Clock Enable Constraints for Multi-Clock Domain SoC ATPG Testing
    Ang, Chin Hai
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 195 - 200
  • [33] DETERMINISTIC EXECUTION TESTING OF CONCURRENT ADA PROGRAMS
    CARVER, R
    TAI, KC
    TRI-ADA 89 : INDUSTRY, ACADEMIA, GOVERNMENT: ADA TECHNOLOGY IN CONTEXT : APPLICATION, DEVELOPMENT, AND DEPLOYMENT, 1989, : 528 - 544
  • [34] Multi-clock SOC Test schedule based on TWC&S
    Zhang Jinyi
    Jiang Yanhui
    Lin Feng
    Wang Jia
    Sun Yan
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 415 - +
  • [35] Power-constrained test scheduling for multi-clock domain SoCs
    Yoneda, Tomokazu
    Masuda, Kimihiko
    Fujiwara, Hideo
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 295 - +
  • [36] DETERMINISTIC EXECUTION DEBUGGING OF CONCURRENT ADA PROGRAMS
    TAI, KC
    CARVER, RH
    OBAID, EE
    PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, 1989, : 102 - 109
  • [37] DEBUGGING CONCURRENT ADA PROGRAMS BY DETERMINISTIC EXECUTION
    TAI, KC
    CARVER, RH
    OBAID, EE
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1991, 17 (01) : 45 - 63
  • [38] On the Verification of Concurrent, Asynchronous Programs with Waiting Queues
    Geeraerts, Gilles
    Heussner, Alexander
    Raskin, Jean-Francois
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [39] A Simulation Approach for SIGNAL Time Model Concern on Multi-clock System
    Wang, Zi
    Shen, GuoHua
    Huang, ZhiQiu
    Si, Jia
    Pan, Cheng
    SOFTWARE ENGINEERING AND METHODOLOGY FOR EMERGING DOMAINS, 2016, 675 : 35 - 51
  • [40] Rapid design space exploration of multi-clock domain MPSoCs with Hybrid Prototyping
    Saboori, Ehsan
    Abdi, Samar
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
12345