Chapter 9 variability-aware frequency scaling in multi-clock processors

被引:0
|
作者
Herbert, Sebastian [1 ]
Marculescu, Diana [1 ]
机构
[1] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
关键词
D O I
10.1007/978-0-387-76472-6_9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:207 / 227
页数:21
相关论文
共 15 条
  • [1] Variability-Aware NoC Geometry and Topology Scaling
    Gawish, Eman Kamel
    El-Kharashi, M. Watheq
    Abu-Elyazeed, M. F.
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [2] Scaling Size and Parameter Spaces in Variability-aware Software Performance Models
    Kowal, Matthias
    Tschaikowski, Max
    Tribastone, Mirco
    Schaefer, Ina
    2015 30TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE), 2015, : 407 - 417
  • [3] Impact of voltage scaling on STT-MRAMs through a variability-aware simulation framework
    De Rose, Raffaele
    Carangelo, Greta
    Lanuzza, Marco
    Crupi, Felice
    Finocchio, Giovanni
    Carpentieri, Mario
    2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [4] Multi-Clock Domain Analysis and Modeling of All-Digital Frequency Synthesizers
    Syllaios, Ioannis L.
    Balsara, Poras T.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 153 - 156
  • [5] Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors
    Choi, Hong Jun
    Park, Young Jin
    Lee, Hsien-Hsin
    Kim, Cheol Hong
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2012, PT IV, 2012, 7336 : 602 - 612
  • [6] Power Aware Multiprocessor System on Chip (MPSOC) Based on Dynamic Frequency Scaling of Soft Core Processors
    Patel, Mitali
    Zalke, Jitendra B.
    Pandey, Sandeep Kumar
    Verma, Anuradha D.
    Nandanwar, Ruchir, V
    HELIX, 2018, 8 (06): : 4535 - 4543
  • [7] Thermal-aware dynamic voltage frequency scaling for many-core processors under process variations
    Hong, Hyejeong
    Lim, Jaeil
    Lim, Hyunyul
    Kang, Sungho
    IEICE ELECTRONICS EXPRESS, 2013, 10 (14):
  • [8] Energy-aware clock-frequency assignment in microprocessors and memory devices for dynamic voltage scaling
    Cho, Youngjin
    Chang, Naehyuck
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1030 - 1040
  • [9] Variability-Aware Performance Assessment of Multi-Walled Carbon Nanotube Interconnects using a Predictor-Corrector Polynomial Chaos Scheme
    Bhatnagar, Sakshi
    Merkley, Amanda
    Berdine, Rena
    Li, Yingheng
    Roy, Sourajeet
    2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
  • [10] SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors
    Haj-Yahya, Jawad
    Alser, Mohammed
    Kim, Jeremie
    Yaglikci, A. Giray
    Vijaykumar, Nandita
    Rotem, Efraim
    Mutlu, Onur
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 227 - 240