From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations

被引：5

作者：

Potop-Butucaru, Dumitru ^{[1
]}

de Simone, Robert ^{[1
]}

Sorel, Yves ^{[1
]}

Talpin, Jean-Pierre ^{[1
]}

机构：

[1] INRIA, Paris, France

来源：

NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS | 2009年

关键词：

SYNCHRONOUS LANGUAGES; SPECIFICATION;

D O I：

10.1109/ACSD.2009.23

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We propose a general method to characterize and synthesize correctness-preserving, asynchronous wrappers for synchronous processes on a globally asynchronous locally synchronous (GALS) architecture. Based on the theory of weakly endochronous systems, our technique uses a compact representation of the abstract synchronization configurations of the analyzed process to determine a minimal set of synchronization patterns generating all possible reactions.

引用

页码：42 / 51

页数：10

共 50 条

[1] From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations
Potop-Butucaru, Dumitru
Sorel, Yves
de Simone, Robert
Talpin, Jean-Pierre
FUNDAMENTA INFORMATICAE, 2011, 108 (1-2) : 91 - 118
[2] A General Method to Make Multi-Clock System Deterministic
Su, Menghao
Chen, Yunji
Gao, Xiang
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1480 - 1485
[3] Asynchronous assertion monitors for multi-clock domain system verification
Morin-Allory, Katell
Fesquet, Laurent
Borrione, Dominique
SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 98 - +
[4] Multi-clock timed networks
Abdulla, PA
Deneux, J
Mahata, P
19TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 2004, : 345 - 354
[5] Multi-clock Domain Synchronizers
Hatture, Sachin
Dhage, Sudhir
2015 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC), 2015, : 403 - 408
[6] Extending Structural Test Coverage Criteria for LUSTRE Programs with Multi-clock Operators
Papailiopoulou, Virginia
Madani, Laya
du Bousquet, Lydie
Parissis, Ioannis
FORMAL METHODS FOR INDUSTRIAL CRITICAL SYSTEMS, 2009, 5596 : 23 - 36
[7] Asynchronous FIFO method and its applications in elimination of sub-steadiness in multi-clock domains
Gu, Lizhi
Duan, Xiaodong
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 363 - 366
[8] Power Constraint Testing for Multi-Clock Domain SoCs Using Concurrent Hybrid BIST
Haghbayan, M. H.
Safari, S.
Navabi, Z.
2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 42 - 45
[9] Multi-Clock control shift register sequences
Xiao, Hong
Zhang, Chuan-Rong
Xiao, Guo-Zhen
Wang, Xin-Mei
Tongxin Xuebao/Journal on Communications, 2008, 29 (10): : 210 - 214
[10] Monitoring CTMCs by Multi-clock Timed Automata
Feng, Yijun
Katoen, Joost-Pieter
Li, Haokun
Xia, Bican
Zhan, Naijun
COMPUTER AIDED VERIFICATION (CAV 2018), PT I, 2018, 10981 : 507 - 526

← 1 2 3 4 5 →