Rapid design space exploration using legacy design data and technology scaling trend

被引:1
|
作者
Thangaraj, Charles [1 ]
Alkan, Cengiz [1 ]
Chen, Tom [1 ]
机构
[1] Colorado State Univ, Ft Collins, CO 80521 USA
关键词
Design trade-off; Design space exploration; Pareto analysis; Evolutionary algorithms; SYSTEM-LEVEL EXPLORATION; OPTIMIZATION; LEAKAGE; CORE;
D O I
10.1016/j.vlsi.2009.11.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Rapid and effective design space exploration at all stages of a design process enables faster design convergence and shorter time-to-market. This is particularly important during the early stage of a design where design decisions can have a significant impact on design convergence. This paper describes a methodology for design space exploration using design target prediction models. These models are driven by legacy design data, technology scaling trends and, an in situ model-fitting process. Experiments on ISCAS benchmark circuits validate the feasibility of the proposed approach and yielded power centric designs that improved power by 7-32% for a corresponding 0-9% performance impact; or performance centric designs with improved performance of 10.31-17% for a corresponding 2-3.85% power penalty. Evolutionary algorithm based Pareto analysis on an industrial 65 nm design uncovered design tradeoffs which are not obvious to designers and optimize both power and performance. The high performance design option of the industrial design improved the straight-ported design's performance by 29% with a 2.5% power penalty, whereas the low power design option reduced the straight-ported design's power consumption by 40% for a 9% performance penalty. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:202 / 219
页数:18
相关论文
共 50 条
  • [21] Rapid Design Space Exploration of Two-level Unified Caches
    Deng, Jingyu
    Liang, Yun
    Luo, Guojie
    Sun, Guangyu
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1937 - 1940
  • [22] Rapid Design Space Exploration for multi parametric optimization of VLSI designs
    Sengupta, Anirban
    Sedaghat, Reza
    Zeng, Zhipeng
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3164 - 3167
  • [23] Rapid Design Space Exploration of a Reconfigurable Instruction-Set Processor
    Mehdipour, Farhad
    Noori, Hamid
    Inoue, Koji
    Murakami, Kazuaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3182 - 3192
  • [24] Design challenges of technology scaling
    Borkar, Shekhar
    IEEE Micro, 19 (04): : 23 - 29
  • [25] Design challenges of technology scaling
    Borkar, S
    IEEE MICRO, 1999, 19 (04) : 23 - 29
  • [26] Design Space Exploration of RISC Architectures Using Retargetability
    Arora, Harsh
    Gupta, Abhinav
    Singhai, Raunak
    Purwar, Diptanshu
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [27] Effective and Efficient Microprocessor Design Space Exploration Using Unlabeled Design Configurations
    Chen, Tianshi
    Chen, Yunji
    Guo, Qi
    Zhou, Zhi-Hua
    Li, Ling
    Xu, Zhiwei
    ACM TRANSACTIONS ON INTELLIGENT SYSTEMS AND TECHNOLOGY, 2013, 5 (01)
  • [28] Towards Improving the Design Space Exploration Process Using Generative Design With MBSE
    Timperley, Louis
    Berthoud, Lucy
    Snider, Chris
    Tryfonas, Theo
    Prezzavento, Antonio
    Palmer, Kyle
    2023 IEEE AEROSPACE CONFERENCE, 2023,
  • [29] Ship System Design Space Exploration Using Templating
    Patterson, Natasha
    Chalfant, Julie S.
    NAVAL ENGINEERS JOURNAL, 2023, 135 (02) : 89 - 99
  • [30] Design Space Exploration in Heterogeneous Platforms Using OpenMP
    Alvarez, Angel
    Ugarte, Inigo
    Fernandez, Victor
    Sanchez, Pablo
    2019 XXXIV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2019,