Design Space Exploration of RISC Architectures Using Retargetability

被引：0

作者：

Arora, Harsh ^{[1
]}

Gupta, Abhinav ^{[2
]}

Singhai, Raunak ^{[3
]}

Purwar, Diptanshu ^{[4
]}

机构：

[1] VIT Univ, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India

[2] Capital Float, Software R&D, Bangalore, Karnataka, India

[3] SAP Labs, Software Div, Madras, Tamil Nadu, India

[4] Samsung Elect, Mobile Comp Div, Noida, India

来源：

2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA) | 2015年

关键词：

Design Space Exploration; RISC Architecture; Retargetability; Architecture Description Language;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Processor development is done in stages. It is a safe bet if we start by modeling the processor at a high level of abstraction, perform refinements at high level, and when we are satisfied by the performance, go into manufacturing. The process of refinement is done by evaluating the design criteria. This process generally goes through a cycle that can be described as Design Space Exploration (DSE). In this paper, we describe how to model a processor in an Architecture Description Language (ADL), how to generate tools to perform DSE, and finally how to evaluate performance.

引用

页数：3

共 50 条

[1] Design space exploration for arbitrary FPGA architectures
Sing, LC
Ha, YJ
ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 269 - 275
[2] A Fast Design Space Exploration for VLIW Architectures
Yazdani, Reza
Sheidaeian, Hamed
Salehi, Mostafa E.
2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 856 - 861
[3] Design space exploration for dynamically reconfigurable architectures
Miramond, B
Delosme, JM
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 366 - 371
[4] Design space exploration of streaming multiprocessor architectures
Zivkovic, VD
Deprettere, E
van der Wolf, P
de Kock, E
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 228 - 234
[5] Efficient Design Space Exploration of GPGPU Architectures
Jooya, Ali
Baniasadi, Amirali
Dimopoulos, Nikitas J.
EURO-PAR 2012: PARALLEL PROCESSING WORKSHOPS, 2013, 7640 : 518 - 527
[6] Fast Design Space Exploration for MPSoC Architectures
Hsiao, Pi-Cheng
Lin, Chi-Hung
Lee, Kuo-Cheng
Lin, Tay-Jyi
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 237 - 241
[7] Design Space Exploration of Stochastic Computing Architectures Implemented Using Integrated Optics
El-Derhalli, Hassnaa
Le Beux, Sebastien
Tahar, Sofiene
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) : 2158 - 2169
[8] Fast design space exploration method for reconfigurable architectures
Bossuet, L
Gogniat, G
Philippe, JL
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 65 - 71
[9] Design space exploration of HSDPA subsystem algorithms and architectures
Ge, YQ
Wellig, A
Zory, J
VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1246 - 1250
[10] Efficient Design Space Exploration and Optimization for Electrical Architectures
Rao, Lei
SAE INTERNATIONAL JOURNAL OF PASSENGER CARS-ELECTRONIC AND ELECTRICAL SYSTEMS, 2015, 8 (01): : 56 - 59

← 1 2 3 4 5 →