共 50 条
- [31] Area-efficient multipliers for digital signal processing applications IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (02): : 90 - 95
- [33] An Area-Efficient Multimode FFT Circuit for IEEE 802.11 ax WLAN Devices 2017 19TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATIONS TECHNOLOGY (ICACT) - OPENING NEW ERA OF SMART SOCIETY, 2017, : 735 - 739
- [34] Area-efficient FFT processor for MIMO-OFDM based SDR systems IEICE ELECTRONICS EXPRESS, 2013, 10 (15):
- [35] Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture 2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 476 - 481
- [36] Area-efficient mixed-radix variable-length FFT processor IEICE ELECTRONICS EXPRESS, 2017, 14 (10): : 10
- [37] DIRECTORY-BASED CACHE COHERENCE SCHEME USING NUMBER-BALANCED BINARY-TREE MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 37 - 40
- [38] Area-efficient multipliers for digital signal processing applications IEEE Trans Circuits Syst II Analog Digital Signal Process, 2 (90-95):
- [39] Area-Efficient Scheduling Scheme Based FFT Processor for Various OFDM Systems 2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 338 - 341
- [40] Implementation of Area Efficient Pipelined R22SDF FFT Architecture 2020 7TH IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS 2020), 2020, : 363 - 367