Balanced binary-tree decomposition for area-efficient pipelined FFT processing

被引:58
|
作者
Lee, Hyun-Yong [1 ]
Park, In-Cheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
关键词
balanced binary-tree decomposition; digital video broadcasting-terrestrial (DVB-T); fast Fourier transform (FFT); orthogonal frequency division multiplexing (OFDM); pipelined processing;
D O I
10.1109/TCSI.2006.888764
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an area-efficient algorithm for the pipelined processing of fast Fourier transform (FFT). The proposed algorithm is to decompose a discrete Fourier transform (DFT) into two balanced sub-DFTs in order to minimize the total number of twiddle factors to be stored into tables. The radix in the proposed decomposition is adaptively changed according to the remaining transform length to make the transform lengths of sub-DFTs resulting from the decomposition as close as possible. An 8192-point pipelined FFT processor designed for digital video broadcasting-terrestrial (DVB-T) systems saves 33% of general multipliers and 23% of the total size of twiddle factor tables compared to a conventional pipelined FFT processor based on the radix-2(2) algorithm. In addition to the decomposition, several implementation techniques are proposed to reduce area, such as a simple index generator of twiddle factor and add/subtract units combined with the two's complement operation.
引用
下载
收藏
页码:889 / 900
页数:12
相关论文
共 50 条
  • [31] Area-efficient multipliers for digital signal processing applications
    Kidambi, SS
    ElGuibaly, F
    Antoniou, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (02): : 90 - 95
  • [32] Comparison of area-efficient FFT algorithms for DVB-T2 receivers
    Turrillas, M.
    Cortes, A.
    Sevillano, J. F.
    Velez, I.
    Oria, C.
    Irizar, A.
    Baena, V.
    ELECTRONICS LETTERS, 2010, 46 (15) : 1088 - U67
  • [33] An Area-Efficient Multimode FFT Circuit for IEEE 802.11 ax WLAN Devices
    Dinh, Phuong T. K.
    Lanante, Leonardo
    Nguyen, Minh D.
    Kurosaki, Masayuki
    Ochi, Hiroshi
    2017 19TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATIONS TECHNOLOGY (ICACT) - OPENING NEW ERA OF SMART SOCIETY, 2017, : 735 - 739
  • [34] Area-efficient FFT processor for MIMO-OFDM based SDR systems
    Jang, Soohyun
    Yang, Gijung
    Lee, Seongjoo
    Jung, Yunho
    IEICE ELECTRONICS EXPRESS, 2013, 10 (15):
  • [35] Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture
    Gu, Jiaqi
    Zhao, Zheng
    Feng, Chenghao
    Liu, Mingjie
    Chen, Ray T.
    Pan, David Z.
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 476 - 481
  • [36] Area-efficient mixed-radix variable-length FFT processor
    Yang, Chen
    Wei, Chunpeng
    Xie, Yizhuang
    Chen, He
    Ma, Cuimei
    IEICE ELECTRONICS EXPRESS, 2017, 14 (10): : 10
  • [37] DIRECTORY-BASED CACHE COHERENCE SCHEME USING NUMBER-BALANCED BINARY-TREE
    SEO, DW
    CHO, JW
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 37 - 40
  • [38] Area-efficient multipliers for digital signal processing applications
    Analog Devices Inc, Wilmington, United States
    IEEE Trans Circuits Syst II Analog Digital Signal Process, 2 (90-95):
  • [39] Area-Efficient Scheduling Scheme Based FFT Processor for Various OFDM Systems
    Jang, Jeong Keun
    Kim, Ho Keun
    Sunwoo, Myung Hoon
    Gustafsson, Oscar
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 338 - 341
  • [40] Implementation of Area Efficient Pipelined R22SDF FFT Architecture
    Kumar, C. Ramesh
    Chitra, M. P.
    2020 7TH IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS 2020), 2020, : 363 - 367