Balanced binary-tree decomposition for area-efficient pipelined FFT processing

被引:58
|
作者
Lee, Hyun-Yong [1 ]
Park, In-Cheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
关键词
balanced binary-tree decomposition; digital video broadcasting-terrestrial (DVB-T); fast Fourier transform (FFT); orthogonal frequency division multiplexing (OFDM); pipelined processing;
D O I
10.1109/TCSI.2006.888764
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an area-efficient algorithm for the pipelined processing of fast Fourier transform (FFT). The proposed algorithm is to decompose a discrete Fourier transform (DFT) into two balanced sub-DFTs in order to minimize the total number of twiddle factors to be stored into tables. The radix in the proposed decomposition is adaptively changed according to the remaining transform length to make the transform lengths of sub-DFTs resulting from the decomposition as close as possible. An 8192-point pipelined FFT processor designed for digital video broadcasting-terrestrial (DVB-T) systems saves 33% of general multipliers and 23% of the total size of twiddle factor tables compared to a conventional pipelined FFT processor based on the radix-2(2) algorithm. In addition to the decomposition, several implementation techniques are proposed to reduce area, such as a simple index generator of twiddle factor and add/subtract units combined with the two's complement operation.
引用
收藏
页码:889 / 900
页数:12
相关论文
共 50 条
  • [21] A PRACTICAL HIERARCHICAL MODEL OF PARALLEL COMPUTATION .2. BINARY-TREE AND FFT ALGORITHMS
    HEYWOOD, T
    RANKA, S
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1992, 16 (03) : 233 - 249
  • [22] Hierarchical Approximate Policy Iteration with Binary-Tree State Space Decomposition
    Xu, Xin
    Liu, Chunming
    Yang, Simon X.
    Hu, Dewen
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2011, 22 (12): : 1863 - 1877
  • [23] A RECONFIGURATION SCHEME FOR YIELD ENHANCEMENT OF LARGE AREA BINARY-TREE ARCHITECTURES
    HOWELLS, MC
    AGARWAL, VK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 463 - 468
  • [24] Area-Efficient and Power-Efficient Binary to BCD Converters
    Rangisetti, Rathan
    Joshi, Ashish
    Nikoubin, Tooraj
    2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2015, : 355 - 361
  • [25] Area-Efficient Reconfigurable Architecture for Media Processing
    Mitsuyama, Yukio
    Takahashi, Kazuma
    Imai, Rintaro
    Hashimoto, Masanori
    Onoye, Takao
    Shirakawa, Isao
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3651 - 3662
  • [26] Robust phase-unwrapping algorithm with a spatial binary-tree image decomposition
    Hardie, RC
    Younus, I
    Blackshire, J
    APPLIED OPTICS, 1998, 37 (20): : 4468 - 4476
  • [27] Area-Efficient Parallel-Prefix Binary Comparator
    Panda, Amit Kumar
    Palisetty, Rakesh
    Ray, Kailash Chandra
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 12 - 16
  • [28] Binary-Tree Based Estimation of File Requests for Efficient Data Replication
    Souravlas, Stavros
    Sifaleras, Angelo
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (07) : 1839 - 1852
  • [29] A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition
    Wei, Xing
    Yang, Haigang
    Li, Wei
    Huang, Zhihong
    Yin, Tao
    Yu, Le
    INTEGRATION-THE VLSI JOURNAL, 2019, 66 : 164 - 172
  • [30] An Area-efficient Half-row Pipelined Layered LDPC Decoder Architecture
    Ajaz, Sabooh
    Tram Thi Bao Nguyen
    Lee, Hanho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (06) : 845 - 853