Design of Ultra Low Power Asynchronous Domino Logic Pipeline Using Critical Data Path

被引：0

作者：

Nirmala, K. ^{[1
]}

Babu, P. Prasanth ^{[1
]}

Prasanth, K. ^{[1
]}

Kumar, D. Maruthi ^{[1
]}

机构：

[1] Srinivasa Ramanujan Inst Technol, Elect & Commun Engn, Ananthapuramu 515701, AP, India

来源：

EMERGING TRENDS IN ELECTRICAL, COMMUNICATIONS AND INFORMATION TECHNOLOGIES | 2017年 / 394卷

关键词：

D O I：

10.1007/978-981-10-1540-3_25

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents Design of ultra low-power asynchronous domino logic pipeline method, which targets to introduce design of latch-free pipe-line targeting to latch-free pipeline. To construct data paths, both dual rail and single rail domino gates are used. Dual-rail domino gates are mainly used to construct critical data paths. Hence the handshake signals are reduced greatly, using critical data path. This pipeline offers low power consumption and high throughput. A 16 x 16 array style multiplier is used for evaluating the proposed pipeline method. Asynchronous static pipeline method is compared with the proposed pipeline method, it saves up to 83.0 and 16.4 % of power.

引用

页码：237 / 247

页数：11

共 50 条

[21] Low-power asynchronous digital pipeline based on mismatch-tolerant logic gates
Lizeth, Gonzalez-Carabarin
Asai, Tetsuya
Motomura, Masato
IEICE ELECTRONICS EXPRESS, 2014, 11 (15):
[22] Ultra low power circuit design based on Adiabatic Logic
Sun, Chi-Chia
Wang, Cheng-Chih
Sheu, Ming-Hwa
2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 317 - 320
[23] A Novel Efficient Adiabatic Logic Design for Ultra Low Power
Agrawal, Akash
Gupta, Tarun Kumar
Dadoria, Ajay Kumar
Kumar, Deepak
PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ICT IN BUSINESS INDUSTRY & GOVERNMENT (ICTBIG), 2016,
[24] Low-power domino logic multiplier using low-swing technique
Rjoub, A.
Koufopavlou, O.
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2 : 45 - 48
[25] Implementation of Asynchronous Pipeline using Transmission Gate logic
Saxena, Naman
Duna, Shruti
Pandey, Neeta
Gupta, Kirti
2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,
[26] Snake: An asynchronous pipeline for ultra-low-power applications (vol 16, 20190293, 2019)
Zhu, Z.
IEICE ELECTRONICS EXPRESS, 2020, 17 (17):
[27] High speed Low power Multiple Bit Subtractor Circuit Design Using High performance domino Logic
Sivasankari, S.
Ajayan, J.
Sivaranjani, D.
2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
[28] A Novel Low Power Technique for FinFET Domino OR Logic
Kajal
Sharma, Vijay Kumar
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (07)
[29] A low-power asynchronous data-path for a FIR filter bank
Nielsen, LS
Sparso, J
SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 197 - 207
[30] Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power
Bailey, Andrew
Al Zahrani, Ahmad
Fu, Guoyuan
Di, Jia
Smith, Scott
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 337 - 348

← 1 2 3 4 5 →