Design of Ultra Low Power Asynchronous Domino Logic Pipeline Using Critical Data Path

This paper presents Design of ultra low-power asynchronous domino logic pipeline method, which targets to introduce design of latch-free pipe-line targeting to latch-free pipeline. To construct data paths, both dual rail and single rail domino gates are used. Dual-rail domino gates are mainly used to construct critical data paths. Hence the handshake signals are reduced greatly, using critical data path. This pipeline offers low power consumption and high throughput. A 16 x 16 array style multiplier is used for evaluating the proposed pipeline method. Asynchronous static pipeline method is compared with the proposed pipeline method, it saves up to 83.0 and 16.4 % of power.