A study on communication issues for systems-on-chip

被引:43
|
作者
Zeferino, CA [1 ]
Kreutz, ME [1 ]
Carro, L [1 ]
Susin, AA [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil
关键词
D O I
10.1109/SBCCI.2002.1137647
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Present days cores composing a System-on-Chip might be interconnected by means of both dedicated channels or shared buses. Nevertheless, future systems will have strong requirements on reusability and communication performance, which will constrain the use of such interconnect systems. An emerging approach, the Networks-on-Chip (NOCs), will potentially fulfill those requirements, because NOCs are reusable and their communication performance gracefully scales with the system growth. However, it is still not clear when the use of NOCs will become mandatory. This work introduces some studies to define the switching point when NOCs become the preferred communication architecture. A bus and a NOC are modeled and compared by using a set of mathematical models.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [21] Designing systems-on-chip using cores
    Bergamaschi, RA
    Lee, WR
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 420 - 425
  • [22] Integration of Hardware Assertions in Systems-on-Chip
    Geuzebroek, Jeroen
    Vermeulen, Bart
    [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 412 - 421
  • [23] Transparent embedded compression in systems-on-chip
    Riemiens, A. K.
    van der Vleuten, R. J.
    van der Wolf, P.
    Jacob, G.
    van de Waerdt, J. W.
    Janssen, J. G.
    [J]. 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 256 - 261
  • [24] Providing Accountability in Heterogeneous Systems-on-Chip
    Kalayappan, Rajshekar
    Sarangi, Smruti R.
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (05)
  • [25] Design challenges in multiprocessor systems-on-chip
    Wolf, Wayne
    [J]. FROM MODEL-DRIVEN DESIGN TO RESOURCE MANAGEMENT FOR DISTRIBUTED EMBEDDED SYSTEMS, 2006, 225 : 1 - 8
  • [26] Design and prototyping of embedded systems-on-chip for mechatronic systems
    Hollstein, T
    Ludewig, R
    Schlachta, C
    Glesner, M
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 35 - 38
  • [27] Xpipes: A network-on-chip architecture for gigascale systems-on-chip
    Bertozzi, Davide
    Benini, Luca
    [J]. IEEE Circuits and Systems Magazine, 2004, 4 (02) : 18 - 31
  • [28] Self-timed communication platform for implementing high-performance systems-on-chip
    Liljeberg, P
    Plosila, J
    Isoaho, J
    [J]. INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) : 43 - 67
  • [29] A Survey and Taxonomy of On-Chip Monitoring of Multicore Systems-on-Chip
    Kornaros, Georgios
    Pnevmatikatos, Dionisios
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (02)
  • [30] Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip
    Spagnolo, Fanny
    Perri, Stefania
    Frustaci, Fabio
    Corsonello, Pasquale
    [J]. 2020 9TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2020, : 289 - 293