A study on communication issues for systems-on-chip

被引:43
|
作者
Zeferino, CA [1 ]
Kreutz, ME [1 ]
Carro, L [1 ]
Susin, AA [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil
关键词
D O I
10.1109/SBCCI.2002.1137647
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Present days cores composing a System-on-Chip might be interconnected by means of both dedicated channels or shared buses. Nevertheless, future systems will have strong requirements on reusability and communication performance, which will constrain the use of such interconnect systems. An emerging approach, the Networks-on-Chip (NOCs), will potentially fulfill those requirements, because NOCs are reusable and their communication performance gracefully scales with the system growth. However, it is still not clear when the use of NOCs will become mandatory. This work introduces some studies to define the switching point when NOCs become the preferred communication architecture. A bus and a NOC are modeled and compared by using a set of mathematical models.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [41] Stereo vision architecture for heterogeneous systems-on-chip
    Stefania Perri
    Fabio Frustaci
    Fanny Spagnolo
    Pasquale Corsonello
    [J]. Journal of Real-Time Image Processing, 2020, 17 : 393 - 415
  • [42] ARCHER: Communication-based Predictive Architecture Selection for Application Specific Multiprocessor Systems-on-Chip
    Ambrose, Jude Angelo
    Higgins, Nick
    Chakravarthy, Mrinal
    Garg, Shivam
    Li, Tuo
    Murphy, Daniel
    Ignjatovic, Aleksandar
    Parameswaran, Sri
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 413 - 416
  • [43] Adaptive error control for reliable systems-on-chip
    Yu, Qiaoyan
    Ampadu, Paul
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 832 - 835
  • [44] Designing multiple scan chains for systems-on-chip
    Quasem, MS
    Gupta, S
    [J]. ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 424 - 427
  • [45] Building reliable systems-on-chip in nanoscale technologies
    Steininger, A.
    Zimmermann, H.
    Jantsch, A.
    Hofbauer, M.
    Schmid, U.
    Schweiger, K.
    Veeravalli, V. Savulimedu
    [J]. ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2015, 132 (06): : 301 - 306
  • [46] Towards Verifiably Secure Systems-on-Chip Platforms
    Muduli, Sujit Kumar
    Subramanyan, Pramod
    [J]. 2019 IEEE 28TH ASIAN TEST SYMPOSIUM (ATS), 2019, : 92 - 97
  • [47] A design approach for GALS based systems-on-chip
    Zhuang, SX
    Carlsson, J
    Wanhammar, L
    [J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1368 - 1371
  • [48] Secure Design-for-Debug for Systems-on-Chip
    Backer, Jerry
    Hely, David
    Karri, Ramesh
    [J]. 2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,
  • [49] Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip
    Perri, Stefania
    Sestito, Cristian
    Spagnolo, Fanny
    Corsonello, Pasquale
    [J]. JOURNAL OF IMAGING, 2020, 6 (09)
  • [50] Stereo vision architecture for heterogeneous systems-on-chip
    Perri, Stefania
    Frustaci, Fabio
    Spagnolo, Fanny
    Corsonello, Pasquale
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (02) : 393 - 415