Procedure for design optimization of a T-cap flip chip package

被引:12
|
作者
Ni, CY [1 ]
Liu, DS [1 ]
Chen, CY [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Mech Engn, Chiayi 621, Taiwan
关键词
D O I
10.1016/S0026-2714(02)00116-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a 1/4 three-dimensional finite element model of a T-cap flip chip package containing the substrate, underfill, solder bump, silicon die, metal cap and cap attachment was established to conduct thermo-mechanical reliability study during the flip chip fabrication processes. The applied thermal load was cooled from 183 degreesC to ambience 25 degreesC to determine the thermal stress and warpage during the curing period of solder ball mounting process. Under fixed geometry, two levels of underfill, metal caps and cap attachments were used to conduct the 21 factorial design for determining reliable material combinations. The statistical tests revealed that the significant effects affecting the thermal stress were the underfill, metal cap, cap attachment and the interaction between the underfill and cap attachment. The metal cap, cap attachment and their interaction significantly affected the warpage. The proposed regression models were used to perform the surface response simulations and were useful in selecting suitable materials for constructing the package. This study provides a powerful strategy to help the designer to easily determine reliable packaging structures under various reliability considerations. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1903 / 1911
页数:9
相关论文
共 50 条
  • [41] Failure life prediction and factorial design of lead-free flip chip package
    Chiu, Chien-Chia
    Wu, Chung-Jung
    Peng, Chih-Tang
    Chiang, Kuo-Ning
    Ku, Terry
    Cheng, Kenny
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2007, 30 (03) : 481 - 490
  • [42] Analytical thermal stress model for a typical flip-chip (FC) package design
    E. Suhir
    Journal of Materials Science: Materials in Electronics, 2018, 29 : 2676 - 2688
  • [43] Low cost flip chip package design concepts for high density I/O
    Chong, TO
    Ong, SH
    Yew, TG
    Chung, CY
    Sankman, R
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1140 - 1143
  • [45] Design of solder joint structure for flip chip package with an optimized shear test method
    Kim, Jong-Woong
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2007, 36 (06) : 690 - 696
  • [46] Optimized design of contact interfaces for enhanced heat dissipation in flip-chip package
    Wang, Chen
    Qiu, Mingjun
    Pan, Zongkun
    Zhou, Kaiyi
    Wang, Tao
    Hong, Jun
    Lin, Qiyin
    APPLIED THERMAL ENGINEERING, 2025, 259
  • [47] Structural design for Cu/low-K larger die flip chip package
    Biswas, Kalyan
    Liu, Shiguo
    Zhang, Xiaowu
    Chai, T. C.
    Chong, Ser-Choong
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 237 - 242
  • [48] A study of chip-last embedded flip-chip package
    Chao, Shin-Hua
    Tong, Ho-Ming
    Hung, Chih-Pin
    Lai, Yishao
    Liu, Colin
    Hsieh, Emma
    Luh, Ding-Bang
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2014, 37 (06) : 827 - 832
  • [49] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package
    Laio, Yi-Hao
    Chen, Wei Hsiang
    Shih, Ming Chang
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
  • [50] Package-Chip Co-Design to Increase Flip-Chip C4 Reliability
    Logan, Sheldon
    Guthaus, Matthew R.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 553 - 558