Procedure for design optimization of a T-cap flip chip package

被引:12
|
作者
Ni, CY [1 ]
Liu, DS [1 ]
Chen, CY [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Mech Engn, Chiayi 621, Taiwan
关键词
D O I
10.1016/S0026-2714(02)00116-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a 1/4 three-dimensional finite element model of a T-cap flip chip package containing the substrate, underfill, solder bump, silicon die, metal cap and cap attachment was established to conduct thermo-mechanical reliability study during the flip chip fabrication processes. The applied thermal load was cooled from 183 degreesC to ambience 25 degreesC to determine the thermal stress and warpage during the curing period of solder ball mounting process. Under fixed geometry, two levels of underfill, metal caps and cap attachments were used to conduct the 21 factorial design for determining reliable material combinations. The statistical tests revealed that the significant effects affecting the thermal stress were the underfill, metal cap, cap attachment and the interaction between the underfill and cap attachment. The metal cap, cap attachment and their interaction significantly affected the warpage. The proposed regression models were used to perform the surface response simulations and were useful in selecting suitable materials for constructing the package. This study provides a powerful strategy to help the designer to easily determine reliable packaging structures under various reliability considerations. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
下载
收藏
页码:1903 / 1911
页数:9
相关论文
共 50 条
  • [31] Design and simulation of a novel flip-chip structure for THz detector package
    Haidong Hao
    Zhen Tang
    Hongda Lu
    Lifeng Cheng
    Xin Lv
    Microsystem Technologies, 2017, 23 : 2759 - 2766
  • [32] Effect of EMC Properties on the Chip to Package Interaction (CPI) Reliability of Flip Chip Package
    Baick, In Hak
    Lee, Moon Soo
    Lee, Minwoo
    Kim, Byungwook
    Ha, Sang Su
    Jeong, Seong Won
    Kim, Min
    Pae, Sangwoo
    2017 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2017, : 26 - 28
  • [33] Eutectic solder flip chip technology for Chip Scale Package
    Takubo, C
    Hirano, N
    Doi, K
    Tazawa, H
    Hosomi, E
    Hiruta, Y
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 488 - 493
  • [34] Altered expression of the sarcomeric protein T-cap in failing human hearts
    Person, V
    Labeit, S
    Schaper, J
    JOURNAL OF MOLECULAR AND CELLULAR CARDIOLOGY, 2001, 33 (06) : A93 - A93
  • [35] Inductor Optimization Procedure for Power Supply in Package and Power Supply on Chip
    Andersen, Toke M.
    Zingerli, Claudius M.
    Krismer, Florian
    Kolar, Johann W.
    O'Mathuna, Cian
    2011 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2011, : 1320 - 1327
  • [36] A Trustworthiness of Commercial Airline Pilots (T-CAP) Scale for Indian Consumers
    Rice, Stephen
    Mehta, Rian
    Steelman, Lisa A.
    Winter, Scott R.
    INTERNATIONAL JOURNAL OF AVIATION AERONAUTICS AND AEROSPACE, 2014, 1 (03):
  • [37] Fluxonium qubits in a flip-chip package
    Somoroff, Aaron
    Truitt, Patrick
    Weis, Adam
    Bernhardt, Jacob
    Yohannes, Daniel
    Walter, Jason
    Kalashnikov, Konstantin
    Renzullo, Mario
    Mencia, Raymond A.
    Vavilov, Maxim G.
    Manucharyan, Vladimir E.
    Vernik, Igor V.
    Mukhanov, Oleg A.
    PHYSICAL REVIEW APPLIED, 2024, 21 (02)
  • [38] Flip chip in leaded molded package (FLMP)
    Joshi, R
    Manatad, R
    Tangpuz, C
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1009 - 1012
  • [39] 14 nm Chip Package Interaction Development with Cu Pillar Bump Flip Chip Package
    Kuo, Po Chen
    Wang, Cheng Hsiao
    Ho, Kai Kuang
    Chen, Kuo Ming
    Wu, Chung Yen
    Yang, Ching Li
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 30 - 34
  • [40] Design of Solder Joint Structure for Flip Chip Package with an Optimized Shear Test Method
    Jong-Woong Kim
    Seung-Boo Jung
    Journal of Electronic Materials, 2007, 36 : 690 - 696