Procedure for design optimization of a T-cap flip chip package

被引:12
|
作者
Ni, CY [1 ]
Liu, DS [1 ]
Chen, CY [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Mech Engn, Chiayi 621, Taiwan
关键词
D O I
10.1016/S0026-2714(02)00116-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a 1/4 three-dimensional finite element model of a T-cap flip chip package containing the substrate, underfill, solder bump, silicon die, metal cap and cap attachment was established to conduct thermo-mechanical reliability study during the flip chip fabrication processes. The applied thermal load was cooled from 183 degreesC to ambience 25 degreesC to determine the thermal stress and warpage during the curing period of solder ball mounting process. Under fixed geometry, two levels of underfill, metal caps and cap attachments were used to conduct the 21 factorial design for determining reliable material combinations. The statistical tests revealed that the significant effects affecting the thermal stress were the underfill, metal cap, cap attachment and the interaction between the underfill and cap attachment. The metal cap, cap attachment and their interaction significantly affected the warpage. The proposed regression models were used to perform the surface response simulations and were useful in selecting suitable materials for constructing the package. This study provides a powerful strategy to help the designer to easily determine reliable packaging structures under various reliability considerations. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1903 / 1911
页数:9
相关论文
共 50 条
  • [1] Flip chip package design optimization
    Shenoy, JN
    Dandia, S
    [J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 232 - 237
  • [2] Package design and materials selection optimization for overmolded flip chip packaging
    Lin, Yaomin
    Shi, Frank G.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 525 - 532
  • [3] Parametric analysis and optimization for Flip Chip package
    Li, QY
    Liang, JS
    Yang, DG
    [J]. COMPUTATIONAL METHODS IN ENGINEERING AND SCIENCE, PROCEEDINGS, 2003, : 303 - 310
  • [4] Flip Chip CBGA Package Design and Simulation
    Xie Wenjun
    Cao Yusheng
    Yao Quanbin
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 555 - +
  • [5] Package optimization of a stacked die flip chip based test package
    Pohl, J
    Graml, M
    Strobel, P
    Steiner, R
    Pressel, K
    Stoeckl, S
    Offner, G
    Lee, C
    [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 590 - 594
  • [6] PLASMA TECHNOLOGY OPTIMIZATION FOR A ROBUST FLIP CHIP PACKAGE
    Bautista, Jesus B.
    Blas, Ma. Jean Krisca N.
    Gardose, Erma G.
    Taloban, Antonio R., Jr.
    Gupta, Vikas
    [J]. 2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 388 - 393
  • [7] Analytical Multi-Parametric Design Optimization for the Miniaturization of Flip-Chip Package
    Ng, Fei Chong
    Abas, Mohamad Aizat
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2022, 144 (04)
  • [8] Thermal stress analysis and design optimization of direct chip attach (DCA) and chip scale package (CSP) in flip chip technology
    Liu, DS
    Ni, CY
    Tsay, TC
    Kao, CY
    [J]. ENGINEERING OPTIMIZATION, 2002, 34 (06) : 591 - 611
  • [9] Test chip and substrate design for flip chip microelectronic package thermal measurements
    Goh, Teck Joo
    Chiu, Chia-Pin
    Seetharamu, K. N.
    Quadir, G. A.
    Zainal, Z. A.
    [J]. MICROELECTRONICS INTERNATIONAL, 2006, 23 (02) : 3 - 10
  • [10] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package
    Uchibori, C. J.
    Lee, Michael
    Zhang, Xuefeng
    Ho, P. S.
    Nakamura, T.
    [J]. STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +